1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152
#[doc = r"Register block"] #[repr(C)] pub struct RegisterBlock { #[doc = "0x00 - SSI Control 0"] pub cr0: CR0, #[doc = "0x04 - SSI Control 1"] pub cr1: CR1, #[doc = "0x08 - SSI Data"] pub dr: DR, #[doc = "0x0c - SSI Status"] pub sr: SR, #[doc = "0x10 - SSI Clock Prescale"] pub cpsr: CPSR, #[doc = "0x14 - SSI Interrupt Mask"] pub im: IM, #[doc = "0x18 - SSI Raw Interrupt Status"] pub ris: RIS, #[doc = "0x1c - SSI Masked Interrupt Status"] pub mis: MIS, #[doc = "0x20 - SSI Interrupt Clear"] pub icr: ICR, #[doc = "0x24 - SSI DMA Control"] pub dmactl: DMACTL, _reserved10: [u8; 3992usize], #[doc = "0xfc0 - SSI Peripheral Properties"] pub pp: PP, _reserved11: [u8; 4usize], #[doc = "0xfc8 - SSI Clock Configuration"] pub cc: CC, } #[doc = "SSI Control 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [cr0](cr0) module"] pub type CR0 = crate::Reg<u32, _CR0>; #[allow(missing_docs)] #[doc(hidden)] pub struct _CR0; #[doc = "`read()` method returns [cr0::R](cr0::R) reader structure"] impl crate::Readable for CR0 {} #[doc = "`write(|w| ..)` method takes [cr0::W](cr0::W) writer structure"] impl crate::Writable for CR0 {} #[doc = "SSI Control 0"] pub mod cr0; #[doc = "SSI Control 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [cr1](cr1) module"] pub type CR1 = crate::Reg<u32, _CR1>; #[allow(missing_docs)] #[doc(hidden)] pub struct _CR1; #[doc = "`read()` method returns [cr1::R](cr1::R) reader structure"] impl crate::Readable for CR1 {} #[doc = "`write(|w| ..)` method takes [cr1::W](cr1::W) writer structure"] impl crate::Writable for CR1 {} #[doc = "SSI Control 1"] pub mod cr1; #[doc = "SSI Data\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dr](dr) module"] pub type DR = crate::Reg<u32, _DR>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DR; #[doc = "`read()` method returns [dr::R](dr::R) reader structure"] impl crate::Readable for DR {} #[doc = "`write(|w| ..)` method takes [dr::W](dr::W) writer structure"] impl crate::Writable for DR {} #[doc = "SSI Data"] pub mod dr; #[doc = "SSI Status\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [sr](sr) module"] pub type SR = crate::Reg<u32, _SR>; #[allow(missing_docs)] #[doc(hidden)] pub struct _SR; #[doc = "`read()` method returns [sr::R](sr::R) reader structure"] impl crate::Readable for SR {} #[doc = "SSI Status"] pub mod sr; #[doc = "SSI Clock Prescale\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [cpsr](cpsr) module"] pub type CPSR = crate::Reg<u32, _CPSR>; #[allow(missing_docs)] #[doc(hidden)] pub struct _CPSR; #[doc = "`read()` method returns [cpsr::R](cpsr::R) reader structure"] impl crate::Readable for CPSR {} #[doc = "`write(|w| ..)` method takes [cpsr::W](cpsr::W) writer structure"] impl crate::Writable for CPSR {} #[doc = "SSI Clock Prescale"] pub mod cpsr; #[doc = "SSI Interrupt Mask\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [im](im) module"] pub type IM = crate::Reg<u32, _IM>; #[allow(missing_docs)] #[doc(hidden)] pub struct _IM; #[doc = "`read()` method returns [im::R](im::R) reader structure"] impl crate::Readable for IM {} #[doc = "`write(|w| ..)` method takes [im::W](im::W) writer structure"] impl crate::Writable for IM {} #[doc = "SSI Interrupt Mask"] pub mod im; #[doc = "SSI Raw Interrupt Status\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [ris](ris) module"] pub type RIS = crate::Reg<u32, _RIS>; #[allow(missing_docs)] #[doc(hidden)] pub struct _RIS; #[doc = "`read()` method returns [ris::R](ris::R) reader structure"] impl crate::Readable for RIS {} #[doc = "SSI Raw Interrupt Status"] pub mod ris; #[doc = "SSI Masked Interrupt Status\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [mis](mis) module"] pub type MIS = crate::Reg<u32, _MIS>; #[allow(missing_docs)] #[doc(hidden)] pub struct _MIS; #[doc = "`read()` method returns [mis::R](mis::R) reader structure"] impl crate::Readable for MIS {} #[doc = "SSI Masked Interrupt Status"] pub mod mis; #[doc = "SSI Interrupt Clear\n\nThis register you can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [icr](icr) module"] pub type ICR = crate::Reg<u32, _ICR>; #[allow(missing_docs)] #[doc(hidden)] pub struct _ICR; #[doc = "`write(|w| ..)` method takes [icr::W](icr::W) writer structure"] impl crate::Writable for ICR {} #[doc = "SSI Interrupt Clear"] pub mod icr; #[doc = "SSI DMA Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dmactl](dmactl) module"] pub type DMACTL = crate::Reg<u32, _DMACTL>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DMACTL; #[doc = "`read()` method returns [dmactl::R](dmactl::R) reader structure"] impl crate::Readable for DMACTL {} #[doc = "`write(|w| ..)` method takes [dmactl::W](dmactl::W) writer structure"] impl crate::Writable for DMACTL {} #[doc = "SSI DMA Control"] pub mod dmactl; #[doc = "SSI Peripheral Properties\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [pp](pp) module"] pub type PP = crate::Reg<u32, _PP>; #[allow(missing_docs)] #[doc(hidden)] pub struct _PP; #[doc = "`read()` method returns [pp::R](pp::R) reader structure"] impl crate::Readable for PP {} #[doc = "SSI Peripheral Properties"] pub mod pp; #[doc = "SSI Clock Configuration\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [cc](cc) module"] pub type CC = crate::Reg<u32, _CC>; #[allow(missing_docs)] #[doc(hidden)] pub struct _CC; #[doc = "`read()` method returns [cc::R](cc::R) reader structure"] impl crate::Readable for CC {} #[doc = "`write(|w| ..)` method takes [cc::W](cc::W) writer structure"] impl crate::Writable for CC {} #[doc = "SSI Clock Configuration"] pub mod cc;