1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477
#[doc = r" Register block"] #[repr(C)] pub struct RegisterBlock { #[doc = "0x00 - ADC Active Sample Sequencer"] pub actss: ACTSS, #[doc = "0x04 - ADC Raw Interrupt Status"] pub ris: RIS, #[doc = "0x08 - ADC Interrupt Mask"] pub im: IM, #[doc = "0x0c - ADC Interrupt Status and Clear"] pub isc: ISC, #[doc = "0x10 - ADC Overflow Status"] pub ostat: OSTAT, #[doc = "0x14 - ADC Event Multiplexer Select"] pub emux: EMUX, #[doc = "0x18 - ADC Underflow Status"] pub ustat: USTAT, #[doc = "0x1c - ADC Trigger Source Select"] pub tssel: TSSEL, #[doc = "0x20 - ADC Sample Sequencer Priority"] pub sspri: SSPRI, #[doc = "0x24 - ADC Sample Phase Control"] pub spc: SPC, #[doc = "0x28 - ADC Processor Sample Sequence Initiate"] pub pssi: PSSI, _reserved0: [u8; 4usize], #[doc = "0x30 - ADC Sample Averaging Control"] pub sac: SAC, #[doc = "0x34 - ADC Digital Comparator Interrupt Status and Clear"] pub dcisc: DCISC, #[doc = "0x38 - ADC Control"] pub ctl: CTL, _reserved1: [u8; 4usize], #[doc = "0x40 - ADC Sample Sequence Input Multiplexer Select 0"] pub ssmux0: SSMUX0, #[doc = "0x44 - ADC Sample Sequence Control 0"] pub ssctl0: SSCTL0, #[doc = "0x48 - ADC Sample Sequence Result FIFO 0"] pub ssfifo0: SSFIFO0, #[doc = "0x4c - ADC Sample Sequence FIFO 0 Status"] pub ssfstat0: SSFSTAT0, #[doc = "0x50 - ADC Sample Sequence 0 Operation"] pub ssop0: SSOP0, #[doc = "0x54 - ADC Sample Sequence 0 Digital Comparator Select"] pub ssdc0: SSDC0, _reserved2: [u8; 8usize], #[doc = "0x60 - ADC Sample Sequence Input Multiplexer Select 1"] pub ssmux1: SSMUX1, #[doc = "0x64 - ADC Sample Sequence Control 1"] pub ssctl1: SSCTL1, #[doc = "0x68 - ADC Sample Sequence Result FIFO 1"] pub ssfifo1: SSFIFO1, #[doc = "0x6c - ADC Sample Sequence FIFO 1 Status"] pub ssfstat1: SSFSTAT1, #[doc = "0x70 - ADC Sample Sequence 1 Operation"] pub ssop1: SSOP1, #[doc = "0x74 - ADC Sample Sequence 1 Digital Comparator Select"] pub ssdc1: SSDC1, _reserved3: [u8; 8usize], #[doc = "0x80 - ADC Sample Sequence Input Multiplexer Select 2"] pub ssmux2: SSMUX2, #[doc = "0x84 - ADC Sample Sequence Control 2"] pub ssctl2: SSCTL2, #[doc = "0x88 - ADC Sample Sequence Result FIFO 2"] pub ssfifo2: SSFIFO2, #[doc = "0x8c - ADC Sample Sequence FIFO 2 Status"] pub ssfstat2: SSFSTAT2, #[doc = "0x90 - ADC Sample Sequence 2 Operation"] pub ssop2: SSOP2, #[doc = "0x94 - ADC Sample Sequence 2 Digital Comparator Select"] pub ssdc2: SSDC2, _reserved4: [u8; 8usize], #[doc = "0xa0 - ADC Sample Sequence Input Multiplexer Select 3"] pub ssmux3: SSMUX3, #[doc = "0xa4 - ADC Sample Sequence Control 3"] pub ssctl3: SSCTL3, #[doc = "0xa8 - ADC Sample Sequence Result FIFO 3"] pub ssfifo3: SSFIFO3, #[doc = "0xac - ADC Sample Sequence FIFO 3 Status"] pub ssfstat3: SSFSTAT3, #[doc = "0xb0 - ADC Sample Sequence 3 Operation"] pub ssop3: SSOP3, #[doc = "0xb4 - ADC Sample Sequence 3 Digital Comparator Select"] pub ssdc3: SSDC3, _reserved5: [u8; 3144usize], #[doc = "0xd00 - ADC Digital Comparator Reset Initial Conditions"] pub dcric: DCRIC, _reserved6: [u8; 252usize], #[doc = "0xe00 - ADC Digital Comparator Control 0"] pub dcctl0: DCCTL0, #[doc = "0xe04 - ADC Digital Comparator Control 1"] pub dcctl1: DCCTL1, #[doc = "0xe08 - ADC Digital Comparator Control 2"] pub dcctl2: DCCTL2, #[doc = "0xe0c - ADC Digital Comparator Control 3"] pub dcctl3: DCCTL3, #[doc = "0xe10 - ADC Digital Comparator Control 4"] pub dcctl4: DCCTL4, #[doc = "0xe14 - ADC Digital Comparator Control 5"] pub dcctl5: DCCTL5, #[doc = "0xe18 - ADC Digital Comparator Control 6"] pub dcctl6: DCCTL6, #[doc = "0xe1c - ADC Digital Comparator Control 7"] pub dcctl7: DCCTL7, _reserved7: [u8; 32usize], #[doc = "0xe40 - ADC Digital Comparator Range 0"] pub dccmp0: DCCMP0, #[doc = "0xe44 - ADC Digital Comparator Range 1"] pub dccmp1: DCCMP1, #[doc = "0xe48 - ADC Digital Comparator Range 2"] pub dccmp2: DCCMP2, #[doc = "0xe4c - ADC Digital Comparator Range 3"] pub dccmp3: DCCMP3, #[doc = "0xe50 - ADC Digital Comparator Range 4"] pub dccmp4: DCCMP4, #[doc = "0xe54 - ADC Digital Comparator Range 5"] pub dccmp5: DCCMP5, #[doc = "0xe58 - ADC Digital Comparator Range 6"] pub dccmp6: DCCMP6, #[doc = "0xe5c - ADC Digital Comparator Range 7"] pub dccmp7: DCCMP7, _reserved8: [u8; 352usize], #[doc = "0xfc0 - ADC Peripheral Properties"] pub pp: PP, #[doc = "0xfc4 - ADC Peripheral Configuration"] pub pc: PC, #[doc = "0xfc8 - ADC Clock Configuration"] pub cc: CC, } #[doc = "ADC Active Sample Sequencer"] pub struct ACTSS { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Active Sample Sequencer"] pub mod actss; #[doc = "ADC Raw Interrupt Status"] pub struct RIS { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Raw Interrupt Status"] pub mod ris; #[doc = "ADC Interrupt Mask"] pub struct IM { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Interrupt Mask"] pub mod im; #[doc = "ADC Interrupt Status and Clear"] pub struct ISC { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Interrupt Status and Clear"] pub mod isc; #[doc = "ADC Overflow Status"] pub struct OSTAT { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Overflow Status"] pub mod ostat; #[doc = "ADC Event Multiplexer Select"] pub struct EMUX { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Event Multiplexer Select"] pub mod emux; #[doc = "ADC Underflow Status"] pub struct USTAT { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Underflow Status"] pub mod ustat; #[doc = "ADC Trigger Source Select"] pub struct TSSEL { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Trigger Source Select"] pub mod tssel; #[doc = "ADC Sample Sequencer Priority"] pub struct SSPRI { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequencer Priority"] pub mod sspri; #[doc = "ADC Sample Phase Control"] pub struct SPC { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Phase Control"] pub mod spc; #[doc = "ADC Processor Sample Sequence Initiate"] pub struct PSSI { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Processor Sample Sequence Initiate"] pub mod pssi; #[doc = "ADC Sample Averaging Control"] pub struct SAC { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Averaging Control"] pub mod sac; #[doc = "ADC Digital Comparator Interrupt Status and Clear"] pub struct DCISC { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Interrupt Status and Clear"] pub mod dcisc; #[doc = "ADC Control"] pub struct CTL { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Control"] pub mod ctl; #[doc = "ADC Sample Sequence Input Multiplexer Select 0"] pub struct SSMUX0 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Input Multiplexer Select 0"] pub mod ssmux0; #[doc = "ADC Sample Sequence Control 0"] pub struct SSCTL0 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Control 0"] pub mod ssctl0; #[doc = "ADC Sample Sequence Result FIFO 0"] pub struct SSFIFO0 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Result FIFO 0"] pub mod ssfifo0; #[doc = "ADC Sample Sequence FIFO 0 Status"] pub struct SSFSTAT0 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence FIFO 0 Status"] pub mod ssfstat0; #[doc = "ADC Sample Sequence 0 Operation"] pub struct SSOP0 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence 0 Operation"] pub mod ssop0; #[doc = "ADC Sample Sequence 0 Digital Comparator Select"] pub struct SSDC0 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence 0 Digital Comparator Select"] pub mod ssdc0; #[doc = "ADC Sample Sequence Input Multiplexer Select 1"] pub struct SSMUX1 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Input Multiplexer Select 1"] pub mod ssmux1; #[doc = "ADC Sample Sequence Control 1"] pub struct SSCTL1 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Control 1"] pub mod ssctl1; #[doc = "ADC Sample Sequence Result FIFO 1"] pub struct SSFIFO1 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Result FIFO 1"] pub mod ssfifo1; #[doc = "ADC Sample Sequence FIFO 1 Status"] pub struct SSFSTAT1 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence FIFO 1 Status"] pub mod ssfstat1; #[doc = "ADC Sample Sequence 1 Operation"] pub struct SSOP1 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence 1 Operation"] pub mod ssop1; #[doc = "ADC Sample Sequence 1 Digital Comparator Select"] pub struct SSDC1 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence 1 Digital Comparator Select"] pub mod ssdc1; #[doc = "ADC Sample Sequence Input Multiplexer Select 2"] pub struct SSMUX2 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Input Multiplexer Select 2"] pub mod ssmux2; #[doc = "ADC Sample Sequence Control 2"] pub struct SSCTL2 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Control 2"] pub mod ssctl2; #[doc = "ADC Sample Sequence Result FIFO 2"] pub struct SSFIFO2 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Result FIFO 2"] pub mod ssfifo2; #[doc = "ADC Sample Sequence FIFO 2 Status"] pub struct SSFSTAT2 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence FIFO 2 Status"] pub mod ssfstat2; #[doc = "ADC Sample Sequence 2 Operation"] pub struct SSOP2 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence 2 Operation"] pub mod ssop2; #[doc = "ADC Sample Sequence 2 Digital Comparator Select"] pub struct SSDC2 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence 2 Digital Comparator Select"] pub mod ssdc2; #[doc = "ADC Sample Sequence Input Multiplexer Select 3"] pub struct SSMUX3 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Input Multiplexer Select 3"] pub mod ssmux3; #[doc = "ADC Sample Sequence Control 3"] pub struct SSCTL3 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Control 3"] pub mod ssctl3; #[doc = "ADC Sample Sequence Result FIFO 3"] pub struct SSFIFO3 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence Result FIFO 3"] pub mod ssfifo3; #[doc = "ADC Sample Sequence FIFO 3 Status"] pub struct SSFSTAT3 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence FIFO 3 Status"] pub mod ssfstat3; #[doc = "ADC Sample Sequence 3 Operation"] pub struct SSOP3 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence 3 Operation"] pub mod ssop3; #[doc = "ADC Sample Sequence 3 Digital Comparator Select"] pub struct SSDC3 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Sample Sequence 3 Digital Comparator Select"] pub mod ssdc3; #[doc = "ADC Digital Comparator Reset Initial Conditions"] pub struct DCRIC { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Reset Initial Conditions"] pub mod dcric; #[doc = "ADC Digital Comparator Control 0"] pub struct DCCTL0 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Control 0"] pub mod dcctl0; #[doc = "ADC Digital Comparator Control 1"] pub struct DCCTL1 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Control 1"] pub mod dcctl1; #[doc = "ADC Digital Comparator Control 2"] pub struct DCCTL2 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Control 2"] pub mod dcctl2; #[doc = "ADC Digital Comparator Control 3"] pub struct DCCTL3 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Control 3"] pub mod dcctl3; #[doc = "ADC Digital Comparator Control 4"] pub struct DCCTL4 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Control 4"] pub mod dcctl4; #[doc = "ADC Digital Comparator Control 5"] pub struct DCCTL5 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Control 5"] pub mod dcctl5; #[doc = "ADC Digital Comparator Control 6"] pub struct DCCTL6 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Control 6"] pub mod dcctl6; #[doc = "ADC Digital Comparator Control 7"] pub struct DCCTL7 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Control 7"] pub mod dcctl7; #[doc = "ADC Digital Comparator Range 0"] pub struct DCCMP0 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Range 0"] pub mod dccmp0; #[doc = "ADC Digital Comparator Range 1"] pub struct DCCMP1 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Range 1"] pub mod dccmp1; #[doc = "ADC Digital Comparator Range 2"] pub struct DCCMP2 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Range 2"] pub mod dccmp2; #[doc = "ADC Digital Comparator Range 3"] pub struct DCCMP3 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Range 3"] pub mod dccmp3; #[doc = "ADC Digital Comparator Range 4"] pub struct DCCMP4 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Range 4"] pub mod dccmp4; #[doc = "ADC Digital Comparator Range 5"] pub struct DCCMP5 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Range 5"] pub mod dccmp5; #[doc = "ADC Digital Comparator Range 6"] pub struct DCCMP6 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Range 6"] pub mod dccmp6; #[doc = "ADC Digital Comparator Range 7"] pub struct DCCMP7 { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Digital Comparator Range 7"] pub mod dccmp7; #[doc = "ADC Peripheral Properties"] pub struct PP { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Peripheral Properties"] pub mod pp; #[doc = "ADC Peripheral Configuration"] pub struct PC { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Peripheral Configuration"] pub mod pc; #[doc = "ADC Clock Configuration"] pub struct CC { register: ::vcell::VolatileCell<u32>, } #[doc = "ADC Clock Configuration"] pub mod cc;