Module teensy4_pins::common

source ·
Expand description

Common pinout

The Teensy boards share many pins. This module provides the pins that are common across both boards. For pins that are unique to each board, and to acquire all of a board’s pins, see

Common pin table

This table describes all common pins and their possible functions. Besides this table, there are two other ways to identify which pads support which peripheral:

  • study the i.MX RT 1060 Reference Manual. This is the authority on pad configuration.
  • study the trait implementations for the pad. Select a pin type alias, like P0, and click-through to its pad documentation (AD_B0_03). Notice the listing of imxrt-iomuxc trait implementations. This describes what kinds of functions the pin supports. The constraints may be enforced by the HAL’s APIs.
PinPad IDAlt0Alt1Alt2Alt3Alt4Alt5Alt6Alt7Alt8Alt9
0GPIO_AD_B0_03FLEXCAN2_RXXBAR1_INOUT17LPUART6_RXUSB_OTG1_OCFLEXPWM1_PWMX01GPIO1_IO03REF_CLK_24MLPSPI3_PCS0
1GPIO_AD_B0_02FLEXCAN2_TXXBAR1_INOUT16LPUART6_TXUSB_OTG1_PWRFLEXPWM1_PWMX00GPIO1_IO02LPI2C1_HREQLPSPI3_SDI
2GPIO_EMC_04SEMC_DATA04FLEXPWM4_PWMA02SAI2_TX_DATAXBAR1_INOUT06FLEXIO1_FLEXIO04GPIO4_IO04
3GPIO_EMC_05SEMC_DATA05FLEXPWM4_PWMB02SAI2_TX_SYNCXBAR1_INOUT07FLEXIO1_FLEXIO05GPIO4_IO05
4GPIO_EMC_06SEMC_DATA06FLEXPWM2_PWMA00SAI2_TX_BCLKXBAR1_INOUT08FLEXIO1_FLEXIO06GPIO4_IO06
5GPIO_EMC_08SEMC_DM00FLEXPWM2_PWMA01SAI2_RX_DATAXBAR1_INOUT17FLEXIO1_FLEXIO08GPIO4_IO08
6GPIO_B0_10LCD_DATA06QTIMER4_TIMER1FLEXPWM2_PWMA02SAI1_TX_DATA03FLEXIO2_FLEXIO10GPIO2_IO10SRC_BOOT_CFG06ENET2_CRS
7GPIO_B1_01LCD_DATA13XBAR1_INOUT15LPUART4_RXSAI1_TX_DATA00FLEXIO2_FLEXIO17GPIO2_IO17FLEXPWM1_PWMB03ENET2_RDATA00FLEXIO3_FLEXIO17
8GPIO_B1_00LCD_DATA12XBAR1_INOUT14LPUART4_TXSAI1_RX_DATA00FLEXIO2_FLEXIO16GPIO2_IO16FLEXPWM1_PWMA03ENET2_RX_ERFLEXIO3_FLEXIO16
9GPIO_B0_11LCD_DATA07QTIMER4_TIMER2FLEXPWM2_PWMB02SAI1_TX_DATA02FLEXIO2_FLEXIO11GPIO2_IO11SRC_BOOT_CFG07ENET2_COL
10GPIO_B0_00LCD_CLKQTIMER1_TIMER0MQS_RIGHTLPSPI4_PCS0FLEXIO2_FLEXIO00GPIO2_IO00SEMC_CSX01ENET2_MDC
11GPIO_B0_02LCD_HSYNCQTIMER1_TIMER2FLEXCAN1_TXLPSPI4_SDOFLEXIO2_FLEXIO02GPIO2_IO02SEMC_CSX03ENET2_1588_EVENT0_OUT
12GPIO_B0_01LCD_ENABLEQTIMER1_TIMER1MQS_LEFTLPSPI4_SDIFLEXIO2_FLEXIO01GPIO2_IO01SEMC_CSX02ENET2_MDIO
13GPIO_B0_03LCD_VSYNCQTIMER2_TIMER0FLEXCAN1_RXLPSPI4_SCKFLEXIO2_FLEXIO03GPIO2_IO03 (LED)WDOG2_RESET_B_DEBENET2_1588_EVENT0_IN
14GPIO_AD_B1_02USB_OTG1_IDQTIMER3_TIMER2LPUART2_TXSPDIF_OUTENET_1588_EVENT2_OUTGPIO1_IO18USDHC1_CD_BKPP_ROW06GPT2_CLKFLEXIO3_FLEXIO02
15GPIO_AD_B1_03USB_OTG1_OCQTIMER3_TIMER3LPUART2_RXSPDIF_INENET_1588_EVENT2_INGPIO1_IO19USDHC2_CD_BKPP_COL06GPT2_CAPTURE1FLEXIO3_FLEXIO03
16GPIO_AD_B1_07FLEXSPIB_DATA00LPI2C3_SCLLPUART3_RXSPDIF_EXT_CLKCSI_HSYNCGPIO1_IO23USDHC2_DATA3KPP_COL04GPT2_COMPARE3FLEXIO3_FLEXIO07
17GPIO_AD_B1_06FLEXSPIB_DATA01LPI2C3_SDALPUART3_TXSPDIF_LOCKCSI_VSYNCGPIO1_IO22USDHC2_DATA2KPP_ROW04GPT2_COMPARE2FLEXIO3_FLEXIO06
18GPIO_AD_B1_01USB_OTG1_PWRQTIMER3_TIMER1LPUART2_RTS_BLPI2C1_SDACCM_PMIC_READYGPIO1_IO17USDHC1_VSELECTKPP_COL07ENET2_1588_EVENT0_INFLEXIO3_FLEXIO01
19GPIO_AD_B1_00USB_OTG2_IDQTIMER3_TIMER0LPUART2_CTSLPI2C1_SCLWDOG1_BGPIO1_IO16USDHC1_WPKPP_ROW07ENET2_1588_EVENT0_OUTFLEXIO3_FLEXIO00
20GPIO_AD_B1_10FLEXSPIA_DATA03WDOG1_BLPUART8_TXSAI1_RX_SYNCCSI_DATA07GPIO1_IO26USDHC2_WPKPP_ROW02ENET2_1588_EVENT1_OUTFLEXIO3_FLEXIO10
21GPIO_AD_B1_11FLEXSPIA_DATA02EWM_OUT_BLPUART8_RXSAI1_RX_BCLKCSI_DATA06GPIO1_IO27USDHC2_RESET_BKPP_COL02ENET2_1588_EVENT1_INFLEXIO3_FLEXIO11
22GPIO_AD_B1_08FLEXSPIA_SS1_BFLEXPWM4_PWMA00FLEXCAN1_TXCCM_PMIC_READYCSI_DATA09GPIO1_IO24USDHC2_CMDKPP_ROW03FLEXIO3_FLEXIO08
23GPIO_AD_B1_09FLEXSPIA_DQSFLEXPWM4_PWMA01FLEXCAN1_RXSAI1_MCLKCSI_DATA08GPIO1_IO25USDHC2_CLKKPP_COL03FLEXIO3_FLEXIO09
24GPIO_AD_B0_12LPI2C4_SCLCCM_PMIC_READYLPUART1_TXWDOG2_WDOG_BFLEXPWM1_PWMX02GPIO1_IO12ENET_1588_EVENT1_OUTNMI_GLUE_NMI
25GPIO_AD_B0_13LPI2C4_SDAGPT1_CLKLPUART1_RXEWM_OUT_BFLEXPWM1_PWMX03GPIO1_IO13ENET_1588_EVENT1_INREF_CLK_24M
26GPIO_AD_B1_14USB_OTG2_OCXBAR1_IN24LPUART1_CTS_BENET_1588_EVENT0_OUTCSI_VSYNCGPIO1_IO14FLEXCAN2_TXFLEXCAN3_TX
27GPIO_AD_B1_15USB_OTG2_PWRXBAR1_IN25LPUART1_RTS_BENET_1588_EVENT0_INCSI_HSYNCGPIO1_IO15FLEXCAN2_RXWDOG1_WDOG_RST_B_DEBFLEXCAN3_RX
28GPIO_EMC_32SEMC_DATA10FLEXPWM3_PWMB01LPUART7_RXCCM_PMIC_RDYCSI_DATA21GPIO3_IO18ENET2_TX_EN
29GPIO_EMC_31SEMC_DATA09FLEXPWM3_PWMA01LPUART7_TXLPSPI1_PCS1CSI_DATA22GPIO4_IO31ENET2_TDATA01
30GPIO_EMC_37SEMC_DATA15XBAR1_IN23GPT1_COMPARE3SAI3_MCLKCSI_DATA16GPIO3_IO23USDHC2_WPENET2_RX_ENFLEXCAN3_RX
31GPIO_EMC_36SEMC_DATA14XBAR1_IN22GPT1_COMPARE2SAI3_TX_DATACSI_DATA17GPIO3_IO22USDHC1_WPENET2_RDATA01FLEXCAN3_TX
32GPIO_B0_12LCD_DATA08XBAR1_INOUT10ARM_TRACE_CLKSAI1_TX_DATA01FLEXIO2_FLEXIO12GPIO2_IO12SRC_BOOT_CFG08ENET2_TDATA00
33GPIO_EMC_07SEMC_DATA07FLEXPWM2_PWMB00SAI2_MCLKXBAR1_INOUT09FLEXIO1_FLEXIO07GPIO4_IO07

References:

Type Definitions

Pin 0 (common)
Pin 1 (common)
Pin 2 (common)
Pin 3 (common)
Pin 4 (common)
Pin 5 (common)
Pin 6 (common)
Pin 7 (common)
Pin 8 (common)
Pin 9 (common)
Pin 10 (common)
Pin 11 (common)
Pin 12 (common)
Pin 13 (common)
Pin 14 (common)
Pin 15 (common)
Pin 16 (common)
Pin 17 (common)
Pin 18 (common)
Pin 19 (common)
Pin 20 (common)
Pin 21 (common)
Pin 22 (common)
Pin 23 (common)
Pin 24 (common)
Pin 25 (common)
Pin 26 (common)
Pin 27 (common)
Pin 28 (common)
Pin 29 (common)
Pin 30 (common)
Pin 31 (common)
Pin 32 (common)
Pin 33 (common)