1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270

#[doc = "Register `APB1ENR1` reader"]
pub struct R(crate::R<APB1ENR1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<APB1ENR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<APB1ENR1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<APB1ENR1_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `APB1ENR1` writer"]
pub struct W(crate::W<APB1ENR1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<APB1ENR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<APB1ENR1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<APB1ENR1_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "CPU1 Low power timer 1 clocks enable"]
pub use TIM2EN_A as LPTIM1EN_A;
#[doc = "CPU1 DAC1 clock enable"]
pub use TIM2EN_A as DAC1EN_A;
#[doc = "CPU1 I2C3 clocks enable"]
pub use TIM2EN_A as I2C3EN_A;
#[doc = "CPU1 I2C2 clocks enable"]
pub use TIM2EN_A as I2C2EN_A;
#[doc = "CPU1 I2C1 clocks enable"]
pub use TIM2EN_A as I2C1EN_A;
#[doc = "CPU1 USART2 clock enable"]
pub use TIM2EN_A as USART2EN_A;
#[doc = "CPU1 SPI2S2 clock enable"]
pub use TIM2EN_A as SPI2S2EN_A;
#[doc = "CPU1 Window watchdog clock enable"]
pub use TIM2EN_A as WWDGEN_A;
#[doc = "CPU1 RTC APB clock enable"]
pub use TIM2EN_A as RTCAPBEN_A;
#[doc = "Field `LPTIM1EN` reader - CPU1 Low power timer 1 clocks enable"]
pub use TIM2EN_R as LPTIM1EN_R;
#[doc = "Field `DAC1EN` reader - CPU1 DAC1 clock enable"]
pub use TIM2EN_R as DAC1EN_R;
#[doc = "Field `I2C3EN` reader - CPU1 I2C3 clocks enable"]
pub use TIM2EN_R as I2C3EN_R;
#[doc = "Field `I2C2EN` reader - CPU1 I2C2 clocks enable"]
pub use TIM2EN_R as I2C2EN_R;
#[doc = "Field `I2C1EN` reader - CPU1 I2C1 clocks enable"]
pub use TIM2EN_R as I2C1EN_R;
#[doc = "Field `USART2EN` reader - CPU1 USART2 clock enable"]
pub use TIM2EN_R as USART2EN_R;
#[doc = "Field `SPI2S2EN` reader - CPU1 SPI2S2 clock enable"]
pub use TIM2EN_R as SPI2S2EN_R;
#[doc = "Field `WWDGEN` reader - CPU1 Window watchdog clock enable"]
pub use TIM2EN_R as WWDGEN_R;
#[doc = "Field `RTCAPBEN` reader - CPU1 RTC APB clock enable"]
pub use TIM2EN_R as RTCAPBEN_R;
#[doc = "Field `LPTIM1EN` writer - CPU1 Low power timer 1 clocks enable"]
pub use TIM2EN_W as LPTIM1EN_W;
#[doc = "Field `DAC1EN` writer - CPU1 DAC1 clock enable"]
pub use TIM2EN_W as DAC1EN_W;
#[doc = "Field `I2C3EN` writer - CPU1 I2C3 clocks enable"]
pub use TIM2EN_W as I2C3EN_W;
#[doc = "Field `I2C2EN` writer - CPU1 I2C2 clocks enable"]
pub use TIM2EN_W as I2C2EN_W;
#[doc = "Field `I2C1EN` writer - CPU1 I2C1 clocks enable"]
pub use TIM2EN_W as I2C1EN_W;
#[doc = "Field `USART2EN` writer - CPU1 USART2 clock enable"]
pub use TIM2EN_W as USART2EN_W;
#[doc = "Field `SPI2S2EN` writer - CPU1 SPI2S2 clock enable"]
pub use TIM2EN_W as SPI2S2EN_W;
#[doc = "Field `WWDGEN` writer - CPU1 Window watchdog clock enable"]
pub use TIM2EN_W as WWDGEN_W;
#[doc = "Field `RTCAPBEN` writer - CPU1 RTC APB clock enable"]
pub use TIM2EN_W as RTCAPBEN_W;
#[doc = "CPU1 TIM2 timer clock enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum TIM2EN_A {
    #[doc = "0: Clock disabled"]
    Disabled = 0,
    #[doc = "1: Clock enabled"]
    Enabled = 1,
}
impl From<TIM2EN_A> for bool {
    #[inline(always)]
    fn from(variant: TIM2EN_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `TIM2EN` reader - CPU1 TIM2 timer clock enable"]
pub type TIM2EN_R = crate::BitReader<TIM2EN_A>;
impl TIM2EN_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> TIM2EN_A {
        match self.bits {
            false => TIM2EN_A::Disabled,
            true => TIM2EN_A::Enabled,
        }
    }
    #[doc = "Checks if the value of the field is `Disabled`"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == TIM2EN_A::Disabled
    }
    #[doc = "Checks if the value of the field is `Enabled`"]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == TIM2EN_A::Enabled
    }
}
#[doc = "Field `TIM2EN` writer - CPU1 TIM2 timer clock enable"]
pub type TIM2EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1ENR1_SPEC, TIM2EN_A, O>;
impl<'a, const O: u8> TIM2EN_W<'a, O> {
    #[doc = "Clock disabled"]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut W {
        self.variant(TIM2EN_A::Disabled)
    }
    #[doc = "Clock enabled"]
    #[inline(always)]
    pub fn enabled(self) -> &'a mut W {
        self.variant(TIM2EN_A::Enabled)
    }
}
impl R {
    #[doc = "Bit 31 - CPU1 Low power timer 1 clocks enable"]
    #[inline(always)]
    pub fn lptim1en(&self) -> LPTIM1EN_R {
        LPTIM1EN_R::new(((self.bits >> 31) & 1) != 0)
    }
    #[doc = "Bit 29 - CPU1 DAC1 clock enable"]
    #[inline(always)]
    pub fn dac1en(&self) -> DAC1EN_R {
        DAC1EN_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 23 - CPU1 I2C3 clocks enable"]
    #[inline(always)]
    pub fn i2c3en(&self) -> I2C3EN_R {
        I2C3EN_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 22 - CPU1 I2C2 clocks enable"]
    #[inline(always)]
    pub fn i2c2en(&self) -> I2C2EN_R {
        I2C2EN_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 21 - CPU1 I2C1 clocks enable"]
    #[inline(always)]
    pub fn i2c1en(&self) -> I2C1EN_R {
        I2C1EN_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 17 - CPU1 USART2 clock enable"]
    #[inline(always)]
    pub fn usart2en(&self) -> USART2EN_R {
        USART2EN_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 14 - CPU1 SPI2S2 clock enable"]
    #[inline(always)]
    pub fn spi2s2en(&self) -> SPI2S2EN_R {
        SPI2S2EN_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 11 - CPU1 Window watchdog clock enable"]
    #[inline(always)]
    pub fn wwdgen(&self) -> WWDGEN_R {
        WWDGEN_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 10 - CPU1 RTC APB clock enable"]
    #[inline(always)]
    pub fn rtcapben(&self) -> RTCAPBEN_R {
        RTCAPBEN_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 0 - CPU1 TIM2 timer clock enable"]
    #[inline(always)]
    pub fn tim2en(&self) -> TIM2EN_R {
        TIM2EN_R::new((self.bits & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 31 - CPU1 Low power timer 1 clocks enable"]
    #[inline(always)]
    pub fn lptim1en(&mut self) -> LPTIM1EN_W<31> {
        LPTIM1EN_W::new(self)
    }
    #[doc = "Bit 29 - CPU1 DAC1 clock enable"]
    #[inline(always)]
    pub fn dac1en(&mut self) -> DAC1EN_W<29> {
        DAC1EN_W::new(self)
    }
    #[doc = "Bit 23 - CPU1 I2C3 clocks enable"]
    #[inline(always)]
    pub fn i2c3en(&mut self) -> I2C3EN_W<23> {
        I2C3EN_W::new(self)
    }
    #[doc = "Bit 22 - CPU1 I2C2 clocks enable"]
    #[inline(always)]
    pub fn i2c2en(&mut self) -> I2C2EN_W<22> {
        I2C2EN_W::new(self)
    }
    #[doc = "Bit 21 - CPU1 I2C1 clocks enable"]
    #[inline(always)]
    pub fn i2c1en(&mut self) -> I2C1EN_W<21> {
        I2C1EN_W::new(self)
    }
    #[doc = "Bit 17 - CPU1 USART2 clock enable"]
    #[inline(always)]
    pub fn usart2en(&mut self) -> USART2EN_W<17> {
        USART2EN_W::new(self)
    }
    #[doc = "Bit 14 - CPU1 SPI2S2 clock enable"]
    #[inline(always)]
    pub fn spi2s2en(&mut self) -> SPI2S2EN_W<14> {
        SPI2S2EN_W::new(self)
    }
    #[doc = "Bit 11 - CPU1 Window watchdog clock enable"]
    #[inline(always)]
    pub fn wwdgen(&mut self) -> WWDGEN_W<11> {
        WWDGEN_W::new(self)
    }
    #[doc = "Bit 10 - CPU1 RTC APB clock enable"]
    #[inline(always)]
    pub fn rtcapben(&mut self) -> RTCAPBEN_W<10> {
        RTCAPBEN_W::new(self)
    }
    #[doc = "Bit 0 - CPU1 TIM2 timer clock enable"]
    #[inline(always)]
    pub fn tim2en(&mut self) -> TIM2EN_W<0> {
        TIM2EN_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "APB1 peripheral clock enable register 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [apb1enr1](index.html) module"]
pub struct APB1ENR1_SPEC;
impl crate::RegisterSpec for APB1ENR1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [apb1enr1::R](R) reader structure"]
impl crate::Readable for APB1ENR1_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [apb1enr1::W](W) writer structure"]
impl crate::Writable for APB1ENR1_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets APB1ENR1 to value 0"]
impl crate::Resettable for APB1ENR1_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}