Constant stm32ral::stm32wl::stm32wle5::rcc::CSR::LSIPRE::RW::Div1[][src]

pub const Div1: u32 = 0b0;
Expand description

0b0: LSI clock not divided