Constant stm32ral::stm32l0::peripherals::dbg::APB1_FZ::DBG_IWDG_STOP::RW::Continue

pub const Continue: u32 = 0b0;

0b0: The independent watchdog counter clock continues even if the core is halted