Constant stm32ral::stm32h7::stm32h7b3::rcc::CKGAENR::AXIRAM2CKG::RW::B_0x1

pub const B_0x1: u32 = 0b1;

0b1: The clock gating is enabled. The AXI matrix slave SRAM2 clock is enabled on bus transaction request.