Constant stm32ral::stm32f7::peripherals::tim5::CCMR1::OC2PE::RW::Disabled [−][src]
pub const Disabled: u32 = 0b0;
Expand description
0b0: Preload register on CCR2 disabled. New values written to CCR2 are taken into account immediately