Constant stm32ral::stm32f7::peripherals::rcc_v2::CFGR::PPRE2::RW::Div1[][src]

pub const Div1: u32 = 0b000;
Expand description

0b000: HCLK not divided