Constant stm32ral::stm32f3::stm32f3x8::rcc::CFGR::USBPRE::RW::DIV1_5[][src]

pub const DIV1_5: u32 = 0b0;
Expand description

0b0: PLL clock is divided by 1.5