Constant stm32ral::stm32f3::stm32f3x4::hrtim_timd::SETD1R::RESYNC::RW::SetActive[][src]

pub const SetActive: u32 = 0b1;
Expand description

0b1: Timer reset event coming solely from software or SYNC input event forces the output to its active state