Constant stm32ral::stm32f3::stm32f3x4::hrtim_timb::TIMBCR::PREEN::RW::Disabled[][src]

pub const Disabled: u32 = 0b0;
Expand description

0b0: Preload disabled: the write access is directly done into the active register