Constant stm32ral::stm32f3::stm32f373::rcc::CFGR::USBPRE::RW::DIV1[][src]

pub const DIV1: u32 = 0b1;
Expand description

0b1: PLL clock is not divided