Constant stm32ral::stm32f3::stm32f303::rcc::CFGR2::PREDIV::RW::Div1[][src]

pub const Div1: u32 = 0b0000;
Expand description

0b0000: PREDIV input clock not divided