Constant stm32ral::stm32f3::stm32f302::rcc::CFGR::PLLSRC::RW::HSI_Div_PREDIV [−][src]
pub const HSI_Div_PREDIV: u32 = 0b01;
Expand description
0b01: HSI divided by PREDIV selected as PLL input clock