Constant stm32ral::stm32f3::stm32f301::rcc::CFGR2::ADC1PRES::RW::Div1[][src]

pub const Div1: u32 = 0b10000;
Expand description

0b10000: PLL clock not divided