Constant stm32ral::stm32f1::stm32f100::rcc::CFGR2::PREDIV1::RW::Div1[][src]

pub const Div1: u32 = 0b0000;
Expand description

0b0000: PREDIV input clock not divided