Constant stm32ral::stm32f0::stm32f0x2::rcc::CFGR::PLLSRC::RW::HSE_Div_PREDIV[][src]

pub const HSE_Div_PREDIV: u32 = 0b10;
Expand description

0b10: HSE divided by PREDIV selected as PLL input clock