Constant stm32ral::stm32f0::stm32f0x2::rcc::CFGR::HPRE::RW::Div1[][src]

pub const Div1: u32 = 0b0000;
Expand description

0b0000: SYSCLK not divided