Constant stm32ral::stm32f0::peripherals::rcc::CFGR::PLLSRC::RW::HSI48_Div_PREDIV [−][src]
pub const HSI48_Div_PREDIV: u32 = 0b11;Expand description
0b11: HSI48 divided by PREDIV selected as PLL input clock