1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206

#[doc = "Register `TIM6_SMCR` reader"]
pub struct R(crate::R<TIM6_SMCR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<TIM6_SMCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<TIM6_SMCR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<TIM6_SMCR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `TIM6_SMCR` writer"]
pub struct W(crate::W<TIM6_SMCR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<TIM6_SMCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<TIM6_SMCR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<TIM6_SMCR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `SMS` reader - SMS"]
pub type SMS_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SMS` writer - SMS"]
pub type SMS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, TIM6_SMCR_SPEC, u8, u8, 3, O>;
#[doc = "Field `TS` reader - TS"]
pub type TS_R = crate::FieldReader<u8, u8>;
#[doc = "Field `TS` writer - TS"]
pub type TS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, TIM6_SMCR_SPEC, u8, u8, 3, O>;
#[doc = "Field `MSM` reader - MSM"]
pub type MSM_R = crate::BitReader<bool>;
#[doc = "Field `MSM` writer - MSM"]
pub type MSM_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM6_SMCR_SPEC, bool, O>;
#[doc = "Field `ETF` reader - ETF"]
pub type ETF_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ETF` writer - ETF"]
pub type ETF_W<'a, const O: u8> = crate::FieldWriter<'a, u32, TIM6_SMCR_SPEC, u8, u8, 4, O>;
#[doc = "Field `ETPS` reader - ETPS"]
pub type ETPS_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ETPS` writer - ETPS"]
pub type ETPS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, TIM6_SMCR_SPEC, u8, u8, 2, O>;
#[doc = "Field `ECE` reader - ECE"]
pub type ECE_R = crate::BitReader<bool>;
#[doc = "Field `ECE` writer - ECE"]
pub type ECE_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM6_SMCR_SPEC, bool, O>;
#[doc = "Field `ETP` reader - ETP"]
pub type ETP_R = crate::BitReader<bool>;
#[doc = "Field `ETP` writer - ETP"]
pub type ETP_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM6_SMCR_SPEC, bool, O>;
#[doc = "Field `SMS3` reader - SMS3"]
pub type SMS3_R = crate::BitReader<bool>;
#[doc = "Field `SMS3` writer - SMS3"]
pub type SMS3_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM6_SMCR_SPEC, bool, O>;
#[doc = "Field `TS3` reader - TS3"]
pub type TS3_R = crate::BitReader<bool>;
#[doc = "Field `TS3` writer - TS3"]
pub type TS3_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM6_SMCR_SPEC, bool, O>;
#[doc = "Field `TS4` reader - TS4"]
pub type TS4_R = crate::BitReader<bool>;
#[doc = "Field `TS4` writer - TS4"]
pub type TS4_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM6_SMCR_SPEC, bool, O>;
impl R {
    #[doc = "Bits 0:2 - SMS"]
    #[inline(always)]
    pub fn sms(&self) -> SMS_R {
        SMS_R::new((self.bits & 7) as u8)
    }
    #[doc = "Bits 4:6 - TS"]
    #[inline(always)]
    pub fn ts(&self) -> TS_R {
        TS_R::new(((self.bits >> 4) & 7) as u8)
    }
    #[doc = "Bit 7 - MSM"]
    #[inline(always)]
    pub fn msm(&self) -> MSM_R {
        MSM_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bits 8:11 - ETF"]
    #[inline(always)]
    pub fn etf(&self) -> ETF_R {
        ETF_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
    #[doc = "Bits 12:13 - ETPS"]
    #[inline(always)]
    pub fn etps(&self) -> ETPS_R {
        ETPS_R::new(((self.bits >> 12) & 3) as u8)
    }
    #[doc = "Bit 14 - ECE"]
    #[inline(always)]
    pub fn ece(&self) -> ECE_R {
        ECE_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - ETP"]
    #[inline(always)]
    pub fn etp(&self) -> ETP_R {
        ETP_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - SMS3"]
    #[inline(always)]
    pub fn sms3(&self) -> SMS3_R {
        SMS3_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 20 - TS3"]
    #[inline(always)]
    pub fn ts3(&self) -> TS3_R {
        TS3_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - TS4"]
    #[inline(always)]
    pub fn ts4(&self) -> TS4_R {
        TS4_R::new(((self.bits >> 21) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:2 - SMS"]
    #[inline(always)]
    pub fn sms(&mut self) -> SMS_W<0> {
        SMS_W::new(self)
    }
    #[doc = "Bits 4:6 - TS"]
    #[inline(always)]
    pub fn ts(&mut self) -> TS_W<4> {
        TS_W::new(self)
    }
    #[doc = "Bit 7 - MSM"]
    #[inline(always)]
    pub fn msm(&mut self) -> MSM_W<7> {
        MSM_W::new(self)
    }
    #[doc = "Bits 8:11 - ETF"]
    #[inline(always)]
    pub fn etf(&mut self) -> ETF_W<8> {
        ETF_W::new(self)
    }
    #[doc = "Bits 12:13 - ETPS"]
    #[inline(always)]
    pub fn etps(&mut self) -> ETPS_W<12> {
        ETPS_W::new(self)
    }
    #[doc = "Bit 14 - ECE"]
    #[inline(always)]
    pub fn ece(&mut self) -> ECE_W<14> {
        ECE_W::new(self)
    }
    #[doc = "Bit 15 - ETP"]
    #[inline(always)]
    pub fn etp(&mut self) -> ETP_W<15> {
        ETP_W::new(self)
    }
    #[doc = "Bit 16 - SMS3"]
    #[inline(always)]
    pub fn sms3(&mut self) -> SMS3_W<16> {
        SMS3_W::new(self)
    }
    #[doc = "Bit 20 - TS3"]
    #[inline(always)]
    pub fn ts3(&mut self) -> TS3_W<20> {
        TS3_W::new(self)
    }
    #[doc = "Bit 21 - TS4"]
    #[inline(always)]
    pub fn ts4(&mut self) -> TS4_W<21> {
        TS4_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "TIM6 slave mode control register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [tim6_smcr](index.html) module"]
pub struct TIM6_SMCR_SPEC;
impl crate::RegisterSpec for TIM6_SMCR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [tim6_smcr::R](R) reader structure"]
impl crate::Readable for TIM6_SMCR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [tim6_smcr::W](W) writer structure"]
impl crate::Writable for TIM6_SMCR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets TIM6_SMCR to value 0"]
impl crate::Resettable for TIM6_SMCR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}