1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156

#[doc = "Register `TIM2_CCMR1ALTERNATE2` reader"]
pub struct R(crate::R<TIM2_CCMR1ALTERNATE2_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<TIM2_CCMR1ALTERNATE2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<TIM2_CCMR1ALTERNATE2_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<TIM2_CCMR1ALTERNATE2_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `TIM2_CCMR1ALTERNATE2` writer"]
pub struct W(crate::W<TIM2_CCMR1ALTERNATE2_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<TIM2_CCMR1ALTERNATE2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<TIM2_CCMR1ALTERNATE2_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<TIM2_CCMR1ALTERNATE2_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `CC1S` reader - CC1S"]
pub type CC1S_R = crate::FieldReader<u8, u8>;
#[doc = "Field `CC1S` writer - CC1S"]
pub type CC1S_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TIM2_CCMR1ALTERNATE2_SPEC, u8, u8, 2, O>;
#[doc = "Field `IC1PSC` reader - IC1PSC"]
pub type IC1PSC_R = crate::FieldReader<u8, u8>;
#[doc = "Field `IC1PSC` writer - IC1PSC"]
pub type IC1PSC_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TIM2_CCMR1ALTERNATE2_SPEC, u8, u8, 2, O>;
#[doc = "Field `IC1F` reader - IC1F"]
pub type IC1F_R = crate::FieldReader<u8, u8>;
#[doc = "Field `IC1F` writer - IC1F"]
pub type IC1F_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TIM2_CCMR1ALTERNATE2_SPEC, u8, u8, 4, O>;
#[doc = "Field `CC2S` reader - CC2S"]
pub type CC2S_R = crate::FieldReader<u8, u8>;
#[doc = "Field `CC2S` writer - CC2S"]
pub type CC2S_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TIM2_CCMR1ALTERNATE2_SPEC, u8, u8, 2, O>;
#[doc = "Field `IC2PSC` reader - IC2PSC"]
pub type IC2PSC_R = crate::FieldReader<u8, u8>;
#[doc = "Field `IC2PSC` writer - IC2PSC"]
pub type IC2PSC_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TIM2_CCMR1ALTERNATE2_SPEC, u8, u8, 2, O>;
#[doc = "Field `IC2F` reader - IC2F"]
pub type IC2F_R = crate::FieldReader<u8, u8>;
#[doc = "Field `IC2F` writer - IC2F"]
pub type IC2F_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TIM2_CCMR1ALTERNATE2_SPEC, u8, u8, 4, O>;
impl R {
    #[doc = "Bits 0:1 - CC1S"]
    #[inline(always)]
    pub fn cc1s(&self) -> CC1S_R {
        CC1S_R::new((self.bits & 3) as u8)
    }
    #[doc = "Bits 2:3 - IC1PSC"]
    #[inline(always)]
    pub fn ic1psc(&self) -> IC1PSC_R {
        IC1PSC_R::new(((self.bits >> 2) & 3) as u8)
    }
    #[doc = "Bits 4:7 - IC1F"]
    #[inline(always)]
    pub fn ic1f(&self) -> IC1F_R {
        IC1F_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
    #[doc = "Bits 8:9 - CC2S"]
    #[inline(always)]
    pub fn cc2s(&self) -> CC2S_R {
        CC2S_R::new(((self.bits >> 8) & 3) as u8)
    }
    #[doc = "Bits 10:11 - IC2PSC"]
    #[inline(always)]
    pub fn ic2psc(&self) -> IC2PSC_R {
        IC2PSC_R::new(((self.bits >> 10) & 3) as u8)
    }
    #[doc = "Bits 12:15 - IC2F"]
    #[inline(always)]
    pub fn ic2f(&self) -> IC2F_R {
        IC2F_R::new(((self.bits >> 12) & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bits 0:1 - CC1S"]
    #[inline(always)]
    pub fn cc1s(&mut self) -> CC1S_W<0> {
        CC1S_W::new(self)
    }
    #[doc = "Bits 2:3 - IC1PSC"]
    #[inline(always)]
    pub fn ic1psc(&mut self) -> IC1PSC_W<2> {
        IC1PSC_W::new(self)
    }
    #[doc = "Bits 4:7 - IC1F"]
    #[inline(always)]
    pub fn ic1f(&mut self) -> IC1F_W<4> {
        IC1F_W::new(self)
    }
    #[doc = "Bits 8:9 - CC2S"]
    #[inline(always)]
    pub fn cc2s(&mut self) -> CC2S_W<8> {
        CC2S_W::new(self)
    }
    #[doc = "Bits 10:11 - IC2PSC"]
    #[inline(always)]
    pub fn ic2psc(&mut self) -> IC2PSC_W<10> {
        IC2PSC_W::new(self)
    }
    #[doc = "Bits 12:15 - IC2F"]
    #[inline(always)]
    pub fn ic2f(&mut self) -> IC2F_W<12> {
        IC2F_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "The same register can be used for input capture mode (this section) or for output compare mode (next section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (e.g. channel 1 in input capture mode and channel 2 in output compare mode). Input capture mode:\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [tim2_ccmr1alternate2](index.html) module"]
pub struct TIM2_CCMR1ALTERNATE2_SPEC;
impl crate::RegisterSpec for TIM2_CCMR1ALTERNATE2_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [tim2_ccmr1alternate2::R](R) reader structure"]
impl crate::Readable for TIM2_CCMR1ALTERNATE2_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [tim2_ccmr1alternate2::W](W) writer structure"]
impl crate::Writable for TIM2_CCMR1ALTERNATE2_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets TIM2_CCMR1ALTERNATE2 to value 0"]
impl crate::Resettable for TIM2_CCMR1ALTERNATE2_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}