1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
#[doc = "Register `RCC_MP_AHB5ENCLRR` reader"]
pub struct R(crate::R<RCC_MP_AHB5ENCLRR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<RCC_MP_AHB5ENCLRR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<RCC_MP_AHB5ENCLRR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<RCC_MP_AHB5ENCLRR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `RCC_MP_AHB5ENCLRR` writer"]
pub struct W(crate::W<RCC_MP_AHB5ENCLRR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<RCC_MP_AHB5ENCLRR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<RCC_MP_AHB5ENCLRR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<RCC_MP_AHB5ENCLRR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `GPIOZEN` reader - GPIOZEN"]
pub type GPIOZEN_R = crate::BitReader<bool>;
#[doc = "Field `GPIOZEN` writer - GPIOZEN"]
pub type GPIOZEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MP_AHB5ENCLRR_SPEC, bool, O>;
#[doc = "Field `CRYP1EN` reader - CRYP1EN"]
pub type CRYP1EN_R = crate::BitReader<bool>;
#[doc = "Field `CRYP1EN` writer - CRYP1EN"]
pub type CRYP1EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MP_AHB5ENCLRR_SPEC, bool, O>;
#[doc = "Field `HASH1EN` reader - HASH1EN"]
pub type HASH1EN_R = crate::BitReader<bool>;
#[doc = "Field `HASH1EN` writer - HASH1EN"]
pub type HASH1EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MP_AHB5ENCLRR_SPEC, bool, O>;
#[doc = "Field `RNG1EN` reader - RNG1EN"]
pub type RNG1EN_R = crate::BitReader<bool>;
#[doc = "Field `RNG1EN` writer - RNG1EN"]
pub type RNG1EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MP_AHB5ENCLRR_SPEC, bool, O>;
#[doc = "Field `BKPSRAMEN` reader - BKPSRAMEN"]
pub type BKPSRAMEN_R = crate::BitReader<bool>;
#[doc = "Field `BKPSRAMEN` writer - BKPSRAMEN"]
pub type BKPSRAMEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MP_AHB5ENCLRR_SPEC, bool, O>;
#[doc = "Field `AXIMCEN` reader - AXIMCEN"]
pub type AXIMCEN_R = crate::BitReader<bool>;
#[doc = "Field `AXIMCEN` writer - AXIMCEN"]
pub type AXIMCEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MP_AHB5ENCLRR_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - GPIOZEN"]
    #[inline(always)]
    pub fn gpiozen(&self) -> GPIOZEN_R {
        GPIOZEN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 4 - CRYP1EN"]
    #[inline(always)]
    pub fn cryp1en(&self) -> CRYP1EN_R {
        CRYP1EN_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - HASH1EN"]
    #[inline(always)]
    pub fn hash1en(&self) -> HASH1EN_R {
        HASH1EN_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - RNG1EN"]
    #[inline(always)]
    pub fn rng1en(&self) -> RNG1EN_R {
        RNG1EN_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 8 - BKPSRAMEN"]
    #[inline(always)]
    pub fn bkpsramen(&self) -> BKPSRAMEN_R {
        BKPSRAMEN_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 16 - AXIMCEN"]
    #[inline(always)]
    pub fn aximcen(&self) -> AXIMCEN_R {
        AXIMCEN_R::new(((self.bits >> 16) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - GPIOZEN"]
    #[inline(always)]
    pub fn gpiozen(&mut self) -> GPIOZEN_W<0> {
        GPIOZEN_W::new(self)
    }
    #[doc = "Bit 4 - CRYP1EN"]
    #[inline(always)]
    pub fn cryp1en(&mut self) -> CRYP1EN_W<4> {
        CRYP1EN_W::new(self)
    }
    #[doc = "Bit 5 - HASH1EN"]
    #[inline(always)]
    pub fn hash1en(&mut self) -> HASH1EN_W<5> {
        HASH1EN_W::new(self)
    }
    #[doc = "Bit 6 - RNG1EN"]
    #[inline(always)]
    pub fn rng1en(&mut self) -> RNG1EN_W<6> {
        RNG1EN_W::new(self)
    }
    #[doc = "Bit 8 - BKPSRAMEN"]
    #[inline(always)]
    pub fn bkpsramen(&mut self) -> BKPSRAMEN_W<8> {
        BKPSRAMEN_W::new(self)
    }
    #[doc = "Bit 16 - AXIMCEN"]
    #[inline(always)]
    pub fn aximcen(&mut self) -> AXIMCEN_W<16> {
        AXIMCEN_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "This register is used to clear the peripheral clock enable bit of the corresponding peripheral. It shall be used to deallocate a peripheral from MPU. Writing has no effect, reading will return the effective values of the corresponding bits. Writing a sets the corresponding bit to . If TZEN = , this register can only be modified in secure mode.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rcc_mp_ahb5enclrr](index.html) module"]
pub struct RCC_MP_AHB5ENCLRR_SPEC;
impl crate::RegisterSpec for RCC_MP_AHB5ENCLRR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [rcc_mp_ahb5enclrr::R](R) reader structure"]
impl crate::Readable for RCC_MP_AHB5ENCLRR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [rcc_mp_ahb5enclrr::W](W) writer structure"]
impl crate::Writable for RCC_MP_AHB5ENCLRR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets RCC_MP_AHB5ENCLRR to value 0x0001_0000"]
impl crate::Resettable for RCC_MP_AHB5ENCLRR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x0001_0000
    }
}