1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153

#[doc = "Register `RCC_MP_AHB2LPENCLRR` reader"]
pub struct R(crate::R<RCC_MP_AHB2LPENCLRR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<RCC_MP_AHB2LPENCLRR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<RCC_MP_AHB2LPENCLRR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<RCC_MP_AHB2LPENCLRR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `RCC_MP_AHB2LPENCLRR` writer"]
pub struct W(crate::W<RCC_MP_AHB2LPENCLRR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<RCC_MP_AHB2LPENCLRR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<RCC_MP_AHB2LPENCLRR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<RCC_MP_AHB2LPENCLRR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DMA1LPEN` reader - DMA1LPEN"]
pub type DMA1LPEN_R = crate::BitReader<bool>;
#[doc = "Field `DMA1LPEN` writer - DMA1LPEN"]
pub type DMA1LPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MP_AHB2LPENCLRR_SPEC, bool, O>;
#[doc = "Field `DMA2LPEN` reader - DMA2LPEN"]
pub type DMA2LPEN_R = crate::BitReader<bool>;
#[doc = "Field `DMA2LPEN` writer - DMA2LPEN"]
pub type DMA2LPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MP_AHB2LPENCLRR_SPEC, bool, O>;
#[doc = "Field `DMAMUXLPEN` reader - DMAMUXLPEN"]
pub type DMAMUXLPEN_R = crate::BitReader<bool>;
#[doc = "Field `DMAMUXLPEN` writer - DMAMUXLPEN"]
pub type DMAMUXLPEN_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, RCC_MP_AHB2LPENCLRR_SPEC, bool, O>;
#[doc = "Field `ADC12LPEN` reader - ADC12LPEN"]
pub type ADC12LPEN_R = crate::BitReader<bool>;
#[doc = "Field `ADC12LPEN` writer - ADC12LPEN"]
pub type ADC12LPEN_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, RCC_MP_AHB2LPENCLRR_SPEC, bool, O>;
#[doc = "Field `USBOLPEN` reader - USBOLPEN"]
pub type USBOLPEN_R = crate::BitReader<bool>;
#[doc = "Field `USBOLPEN` writer - USBOLPEN"]
pub type USBOLPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MP_AHB2LPENCLRR_SPEC, bool, O>;
#[doc = "Field `SDMMC3LPEN` reader - SDMMC3LPEN"]
pub type SDMMC3LPEN_R = crate::BitReader<bool>;
#[doc = "Field `SDMMC3LPEN` writer - SDMMC3LPEN"]
pub type SDMMC3LPEN_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, RCC_MP_AHB2LPENCLRR_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - DMA1LPEN"]
    #[inline(always)]
    pub fn dma1lpen(&self) -> DMA1LPEN_R {
        DMA1LPEN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - DMA2LPEN"]
    #[inline(always)]
    pub fn dma2lpen(&self) -> DMA2LPEN_R {
        DMA2LPEN_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - DMAMUXLPEN"]
    #[inline(always)]
    pub fn dmamuxlpen(&self) -> DMAMUXLPEN_R {
        DMAMUXLPEN_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 5 - ADC12LPEN"]
    #[inline(always)]
    pub fn adc12lpen(&self) -> ADC12LPEN_R {
        ADC12LPEN_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 8 - USBOLPEN"]
    #[inline(always)]
    pub fn usbolpen(&self) -> USBOLPEN_R {
        USBOLPEN_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 16 - SDMMC3LPEN"]
    #[inline(always)]
    pub fn sdmmc3lpen(&self) -> SDMMC3LPEN_R {
        SDMMC3LPEN_R::new(((self.bits >> 16) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - DMA1LPEN"]
    #[inline(always)]
    pub fn dma1lpen(&mut self) -> DMA1LPEN_W<0> {
        DMA1LPEN_W::new(self)
    }
    #[doc = "Bit 1 - DMA2LPEN"]
    #[inline(always)]
    pub fn dma2lpen(&mut self) -> DMA2LPEN_W<1> {
        DMA2LPEN_W::new(self)
    }
    #[doc = "Bit 2 - DMAMUXLPEN"]
    #[inline(always)]
    pub fn dmamuxlpen(&mut self) -> DMAMUXLPEN_W<2> {
        DMAMUXLPEN_W::new(self)
    }
    #[doc = "Bit 5 - ADC12LPEN"]
    #[inline(always)]
    pub fn adc12lpen(&mut self) -> ADC12LPEN_W<5> {
        ADC12LPEN_W::new(self)
    }
    #[doc = "Bit 8 - USBOLPEN"]
    #[inline(always)]
    pub fn usbolpen(&mut self) -> USBOLPEN_W<8> {
        USBOLPEN_W::new(self)
    }
    #[doc = "Bit 16 - SDMMC3LPEN"]
    #[inline(always)]
    pub fn sdmmc3lpen(&mut self) -> SDMMC3LPEN_W<16> {
        SDMMC3LPEN_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "This register is used by the MCU in order to clear the PERxLPEN bits\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rcc_mp_ahb2lpenclrr](index.html) module"]
pub struct RCC_MP_AHB2LPENCLRR_SPEC;
impl crate::RegisterSpec for RCC_MP_AHB2LPENCLRR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [rcc_mp_ahb2lpenclrr::R](R) reader structure"]
impl crate::Readable for RCC_MP_AHB2LPENCLRR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [rcc_mp_ahb2lpenclrr::W](W) writer structure"]
impl crate::Writable for RCC_MP_AHB2LPENCLRR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets RCC_MP_AHB2LPENCLRR to value 0x0001_0127"]
impl crate::Resettable for RCC_MP_AHB2LPENCLRR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x0001_0127
    }
}