1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136

#[doc = "Register `RCC_MC_APB4ENSETR` reader"]
pub struct R(crate::R<RCC_MC_APB4ENSETR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<RCC_MC_APB4ENSETR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<RCC_MC_APB4ENSETR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<RCC_MC_APB4ENSETR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `RCC_MC_APB4ENSETR` writer"]
pub struct W(crate::W<RCC_MC_APB4ENSETR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<RCC_MC_APB4ENSETR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<RCC_MC_APB4ENSETR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<RCC_MC_APB4ENSETR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `LTDCEN` reader - LTDCEN"]
pub type LTDCEN_R = crate::BitReader<bool>;
#[doc = "Field `LTDCEN` writer - LTDCEN"]
pub type LTDCEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MC_APB4ENSETR_SPEC, bool, O>;
#[doc = "Field `DSIEN` reader - DSIEN"]
pub type DSIEN_R = crate::BitReader<bool>;
#[doc = "Field `DSIEN` writer - DSIEN"]
pub type DSIEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MC_APB4ENSETR_SPEC, bool, O>;
#[doc = "Field `DDRPERFMEN` reader - DDRPERFMEN"]
pub type DDRPERFMEN_R = crate::BitReader<bool>;
#[doc = "Field `DDRPERFMEN` writer - DDRPERFMEN"]
pub type DDRPERFMEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MC_APB4ENSETR_SPEC, bool, O>;
#[doc = "Field `USBPHYEN` reader - USBPHYEN"]
pub type USBPHYEN_R = crate::BitReader<bool>;
#[doc = "Field `USBPHYEN` writer - USBPHYEN"]
pub type USBPHYEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MC_APB4ENSETR_SPEC, bool, O>;
#[doc = "Field `STGENROEN` reader - STGENROEN"]
pub type STGENROEN_R = crate::BitReader<bool>;
#[doc = "Field `STGENROEN` writer - STGENROEN"]
pub type STGENROEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, RCC_MC_APB4ENSETR_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - LTDCEN"]
    #[inline(always)]
    pub fn ltdcen(&self) -> LTDCEN_R {
        LTDCEN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 4 - DSIEN"]
    #[inline(always)]
    pub fn dsien(&self) -> DSIEN_R {
        DSIEN_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 8 - DDRPERFMEN"]
    #[inline(always)]
    pub fn ddrperfmen(&self) -> DDRPERFMEN_R {
        DDRPERFMEN_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 16 - USBPHYEN"]
    #[inline(always)]
    pub fn usbphyen(&self) -> USBPHYEN_R {
        USBPHYEN_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 20 - STGENROEN"]
    #[inline(always)]
    pub fn stgenroen(&self) -> STGENROEN_R {
        STGENROEN_R::new(((self.bits >> 20) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - LTDCEN"]
    #[inline(always)]
    pub fn ltdcen(&mut self) -> LTDCEN_W<0> {
        LTDCEN_W::new(self)
    }
    #[doc = "Bit 4 - DSIEN"]
    #[inline(always)]
    pub fn dsien(&mut self) -> DSIEN_W<4> {
        DSIEN_W::new(self)
    }
    #[doc = "Bit 8 - DDRPERFMEN"]
    #[inline(always)]
    pub fn ddrperfmen(&mut self) -> DDRPERFMEN_W<8> {
        DDRPERFMEN_W::new(self)
    }
    #[doc = "Bit 16 - USBPHYEN"]
    #[inline(always)]
    pub fn usbphyen(&mut self) -> USBPHYEN_W<16> {
        USBPHYEN_W::new(self)
    }
    #[doc = "Bit 20 - STGENROEN"]
    #[inline(always)]
    pub fn stgenroen(&mut self) -> STGENROEN_W<20> {
        STGENROEN_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "This register is used to set the peripheral clock enable bit\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rcc_mc_apb4ensetr](index.html) module"]
pub struct RCC_MC_APB4ENSETR_SPEC;
impl crate::RegisterSpec for RCC_MC_APB4ENSETR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [rcc_mc_apb4ensetr::R](R) reader structure"]
impl crate::Readable for RCC_MC_APB4ENSETR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [rcc_mc_apb4ensetr::W](W) writer structure"]
impl crate::Writable for RCC_MC_APB4ENSETR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets RCC_MC_APB4ENSETR to value 0"]
impl crate::Resettable for RCC_MC_APB4ENSETR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}