1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
#[doc = "Register `OTG_HCCHAR5` reader"]
pub struct R(crate::R<OTG_HCCHAR5_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<OTG_HCCHAR5_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<OTG_HCCHAR5_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<OTG_HCCHAR5_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `OTG_HCCHAR5` writer"]
pub struct W(crate::W<OTG_HCCHAR5_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<OTG_HCCHAR5_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<OTG_HCCHAR5_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<OTG_HCCHAR5_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `MPSIZ` reader - MPSIZ"]
pub type MPSIZ_R = crate::FieldReader<u16, u16>;
#[doc = "Field `MPSIZ` writer - MPSIZ"]
pub type MPSIZ_W<'a, const O: u8> = crate::FieldWriter<'a, u32, OTG_HCCHAR5_SPEC, u16, u16, 11, O>;
#[doc = "Field `EPNUM` reader - EPNUM"]
pub type EPNUM_R = crate::FieldReader<u8, u8>;
#[doc = "Field `EPNUM` writer - EPNUM"]
pub type EPNUM_W<'a, const O: u8> = crate::FieldWriter<'a, u32, OTG_HCCHAR5_SPEC, u8, u8, 4, O>;
#[doc = "Field `EPDIR` reader - EPDIR"]
pub type EPDIR_R = crate::BitReader<bool>;
#[doc = "Field `EPDIR` writer - EPDIR"]
pub type EPDIR_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_HCCHAR5_SPEC, bool, O>;
#[doc = "Field `LSDEV` reader - LSDEV"]
pub type LSDEV_R = crate::BitReader<bool>;
#[doc = "Field `LSDEV` writer - LSDEV"]
pub type LSDEV_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_HCCHAR5_SPEC, bool, O>;
#[doc = "Field `EPTYP` reader - EPTYP"]
pub type EPTYP_R = crate::FieldReader<u8, u8>;
#[doc = "Field `EPTYP` writer - EPTYP"]
pub type EPTYP_W<'a, const O: u8> = crate::FieldWriter<'a, u32, OTG_HCCHAR5_SPEC, u8, u8, 2, O>;
#[doc = "Field `MCNT` reader - MCNT"]
pub type MCNT_R = crate::FieldReader<u8, u8>;
#[doc = "Field `MCNT` writer - MCNT"]
pub type MCNT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, OTG_HCCHAR5_SPEC, u8, u8, 2, O>;
#[doc = "Field `DAD` reader - DAD"]
pub type DAD_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DAD` writer - DAD"]
pub type DAD_W<'a, const O: u8> = crate::FieldWriter<'a, u32, OTG_HCCHAR5_SPEC, u8, u8, 7, O>;
#[doc = "Field `CHDIS` reader - CHDIS"]
pub type CHDIS_R = crate::BitReader<bool>;
#[doc = "Field `CHDIS` writer - CHDIS"]
pub type CHDIS_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_HCCHAR5_SPEC, bool, O>;
#[doc = "Field `CHENA` reader - CHENA"]
pub type CHENA_R = crate::BitReader<bool>;
#[doc = "Field `CHENA` writer - CHENA"]
pub type CHENA_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_HCCHAR5_SPEC, bool, O>;
impl R {
    #[doc = "Bits 0:10 - MPSIZ"]
    #[inline(always)]
    pub fn mpsiz(&self) -> MPSIZ_R {
        MPSIZ_R::new((self.bits & 0x07ff) as u16)
    }
    #[doc = "Bits 11:14 - EPNUM"]
    #[inline(always)]
    pub fn epnum(&self) -> EPNUM_R {
        EPNUM_R::new(((self.bits >> 11) & 0x0f) as u8)
    }
    #[doc = "Bit 15 - EPDIR"]
    #[inline(always)]
    pub fn epdir(&self) -> EPDIR_R {
        EPDIR_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 17 - LSDEV"]
    #[inline(always)]
    pub fn lsdev(&self) -> LSDEV_R {
        LSDEV_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bits 18:19 - EPTYP"]
    #[inline(always)]
    pub fn eptyp(&self) -> EPTYP_R {
        EPTYP_R::new(((self.bits >> 18) & 3) as u8)
    }
    #[doc = "Bits 20:21 - MCNT"]
    #[inline(always)]
    pub fn mcnt(&self) -> MCNT_R {
        MCNT_R::new(((self.bits >> 20) & 3) as u8)
    }
    #[doc = "Bits 22:28 - DAD"]
    #[inline(always)]
    pub fn dad(&self) -> DAD_R {
        DAD_R::new(((self.bits >> 22) & 0x7f) as u8)
    }
    #[doc = "Bit 30 - CHDIS"]
    #[inline(always)]
    pub fn chdis(&self) -> CHDIS_R {
        CHDIS_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - CHENA"]
    #[inline(always)]
    pub fn chena(&self) -> CHENA_R {
        CHENA_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:10 - MPSIZ"]
    #[inline(always)]
    pub fn mpsiz(&mut self) -> MPSIZ_W<0> {
        MPSIZ_W::new(self)
    }
    #[doc = "Bits 11:14 - EPNUM"]
    #[inline(always)]
    pub fn epnum(&mut self) -> EPNUM_W<11> {
        EPNUM_W::new(self)
    }
    #[doc = "Bit 15 - EPDIR"]
    #[inline(always)]
    pub fn epdir(&mut self) -> EPDIR_W<15> {
        EPDIR_W::new(self)
    }
    #[doc = "Bit 17 - LSDEV"]
    #[inline(always)]
    pub fn lsdev(&mut self) -> LSDEV_W<17> {
        LSDEV_W::new(self)
    }
    #[doc = "Bits 18:19 - EPTYP"]
    #[inline(always)]
    pub fn eptyp(&mut self) -> EPTYP_W<18> {
        EPTYP_W::new(self)
    }
    #[doc = "Bits 20:21 - MCNT"]
    #[inline(always)]
    pub fn mcnt(&mut self) -> MCNT_W<20> {
        MCNT_W::new(self)
    }
    #[doc = "Bits 22:28 - DAD"]
    #[inline(always)]
    pub fn dad(&mut self) -> DAD_W<22> {
        DAD_W::new(self)
    }
    #[doc = "Bit 30 - CHDIS"]
    #[inline(always)]
    pub fn chdis(&mut self) -> CHDIS_W<30> {
        CHDIS_W::new(self)
    }
    #[doc = "Bit 31 - CHENA"]
    #[inline(always)]
    pub fn chena(&mut self) -> CHENA_W<31> {
        CHENA_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "OTG host channel 5 characteristics register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [otg_hcchar5](index.html) module"]
pub struct OTG_HCCHAR5_SPEC;
impl crate::RegisterSpec for OTG_HCCHAR5_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [otg_hcchar5::R](R) reader structure"]
impl crate::Readable for OTG_HCCHAR5_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [otg_hcchar5::W](W) writer structure"]
impl crate::Writable for OTG_HCCHAR5_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets OTG_HCCHAR5 to value 0"]
impl crate::Resettable for OTG_HCCHAR5_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}