1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
#[doc = "Register `GPIOB_LCKR` reader"]
pub struct R(crate::R<GPIOB_LCKR_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<GPIOB_LCKR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<GPIOB_LCKR_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<GPIOB_LCKR_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `GPIOB_LCKR` writer"]
pub struct W(crate::W<GPIOB_LCKR_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<GPIOB_LCKR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<GPIOB_LCKR_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<GPIOB_LCKR_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `LCK0` reader - LCK0"]
pub type LCK0_R = crate::BitReader<bool>;
#[doc = "Field `LCK0` writer - LCK0"]
pub type LCK0_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK1` reader - LCK1"]
pub type LCK1_R = crate::BitReader<bool>;
#[doc = "Field `LCK1` writer - LCK1"]
pub type LCK1_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK2` reader - LCK2"]
pub type LCK2_R = crate::BitReader<bool>;
#[doc = "Field `LCK2` writer - LCK2"]
pub type LCK2_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK3` reader - LCK3"]
pub type LCK3_R = crate::BitReader<bool>;
#[doc = "Field `LCK3` writer - LCK3"]
pub type LCK3_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK4` reader - LCK4"]
pub type LCK4_R = crate::BitReader<bool>;
#[doc = "Field `LCK4` writer - LCK4"]
pub type LCK4_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK5` reader - LCK5"]
pub type LCK5_R = crate::BitReader<bool>;
#[doc = "Field `LCK5` writer - LCK5"]
pub type LCK5_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK6` reader - LCK6"]
pub type LCK6_R = crate::BitReader<bool>;
#[doc = "Field `LCK6` writer - LCK6"]
pub type LCK6_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK7` reader - LCK7"]
pub type LCK7_R = crate::BitReader<bool>;
#[doc = "Field `LCK7` writer - LCK7"]
pub type LCK7_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK8` reader - LCK8"]
pub type LCK8_R = crate::BitReader<bool>;
#[doc = "Field `LCK8` writer - LCK8"]
pub type LCK8_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK9` reader - LCK9"]
pub type LCK9_R = crate::BitReader<bool>;
#[doc = "Field `LCK9` writer - LCK9"]
pub type LCK9_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK10` reader - LCK10"]
pub type LCK10_R = crate::BitReader<bool>;
#[doc = "Field `LCK10` writer - LCK10"]
pub type LCK10_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK11` reader - LCK11"]
pub type LCK11_R = crate::BitReader<bool>;
#[doc = "Field `LCK11` writer - LCK11"]
pub type LCK11_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK12` reader - LCK12"]
pub type LCK12_R = crate::BitReader<bool>;
#[doc = "Field `LCK12` writer - LCK12"]
pub type LCK12_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK13` reader - LCK13"]
pub type LCK13_R = crate::BitReader<bool>;
#[doc = "Field `LCK13` writer - LCK13"]
pub type LCK13_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK14` reader - LCK14"]
pub type LCK14_R = crate::BitReader<bool>;
#[doc = "Field `LCK14` writer - LCK14"]
pub type LCK14_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCK15` reader - LCK15"]
pub type LCK15_R = crate::BitReader<bool>;
#[doc = "Field `LCK15` writer - LCK15"]
pub type LCK15_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
#[doc = "Field `LCKK` reader - LCKK"]
pub type LCKK_R = crate::BitReader<bool>;
#[doc = "Field `LCKK` writer - LCKK"]
pub type LCKK_W<'a, const O: u8> = crate::BitWriter<'a, u32, GPIOB_LCKR_SPEC, bool, O>;
impl R {
#[doc = "Bit 0 - LCK0"]
#[inline(always)]
pub fn lck0(&self) -> LCK0_R {
LCK0_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - LCK1"]
#[inline(always)]
pub fn lck1(&self) -> LCK1_R {
LCK1_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 2 - LCK2"]
#[inline(always)]
pub fn lck2(&self) -> LCK2_R {
LCK2_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - LCK3"]
#[inline(always)]
pub fn lck3(&self) -> LCK3_R {
LCK3_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - LCK4"]
#[inline(always)]
pub fn lck4(&self) -> LCK4_R {
LCK4_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - LCK5"]
#[inline(always)]
pub fn lck5(&self) -> LCK5_R {
LCK5_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bit 6 - LCK6"]
#[inline(always)]
pub fn lck6(&self) -> LCK6_R {
LCK6_R::new(((self.bits >> 6) & 1) != 0)
}
#[doc = "Bit 7 - LCK7"]
#[inline(always)]
pub fn lck7(&self) -> LCK7_R {
LCK7_R::new(((self.bits >> 7) & 1) != 0)
}
#[doc = "Bit 8 - LCK8"]
#[inline(always)]
pub fn lck8(&self) -> LCK8_R {
LCK8_R::new(((self.bits >> 8) & 1) != 0)
}
#[doc = "Bit 9 - LCK9"]
#[inline(always)]
pub fn lck9(&self) -> LCK9_R {
LCK9_R::new(((self.bits >> 9) & 1) != 0)
}
#[doc = "Bit 10 - LCK10"]
#[inline(always)]
pub fn lck10(&self) -> LCK10_R {
LCK10_R::new(((self.bits >> 10) & 1) != 0)
}
#[doc = "Bit 11 - LCK11"]
#[inline(always)]
pub fn lck11(&self) -> LCK11_R {
LCK11_R::new(((self.bits >> 11) & 1) != 0)
}
#[doc = "Bit 12 - LCK12"]
#[inline(always)]
pub fn lck12(&self) -> LCK12_R {
LCK12_R::new(((self.bits >> 12) & 1) != 0)
}
#[doc = "Bit 13 - LCK13"]
#[inline(always)]
pub fn lck13(&self) -> LCK13_R {
LCK13_R::new(((self.bits >> 13) & 1) != 0)
}
#[doc = "Bit 14 - LCK14"]
#[inline(always)]
pub fn lck14(&self) -> LCK14_R {
LCK14_R::new(((self.bits >> 14) & 1) != 0)
}
#[doc = "Bit 15 - LCK15"]
#[inline(always)]
pub fn lck15(&self) -> LCK15_R {
LCK15_R::new(((self.bits >> 15) & 1) != 0)
}
#[doc = "Bit 16 - LCKK"]
#[inline(always)]
pub fn lckk(&self) -> LCKK_R {
LCKK_R::new(((self.bits >> 16) & 1) != 0)
}
}
impl W {
#[doc = "Bit 0 - LCK0"]
#[inline(always)]
pub fn lck0(&mut self) -> LCK0_W<0> {
LCK0_W::new(self)
}
#[doc = "Bit 1 - LCK1"]
#[inline(always)]
pub fn lck1(&mut self) -> LCK1_W<1> {
LCK1_W::new(self)
}
#[doc = "Bit 2 - LCK2"]
#[inline(always)]
pub fn lck2(&mut self) -> LCK2_W<2> {
LCK2_W::new(self)
}
#[doc = "Bit 3 - LCK3"]
#[inline(always)]
pub fn lck3(&mut self) -> LCK3_W<3> {
LCK3_W::new(self)
}
#[doc = "Bit 4 - LCK4"]
#[inline(always)]
pub fn lck4(&mut self) -> LCK4_W<4> {
LCK4_W::new(self)
}
#[doc = "Bit 5 - LCK5"]
#[inline(always)]
pub fn lck5(&mut self) -> LCK5_W<5> {
LCK5_W::new(self)
}
#[doc = "Bit 6 - LCK6"]
#[inline(always)]
pub fn lck6(&mut self) -> LCK6_W<6> {
LCK6_W::new(self)
}
#[doc = "Bit 7 - LCK7"]
#[inline(always)]
pub fn lck7(&mut self) -> LCK7_W<7> {
LCK7_W::new(self)
}
#[doc = "Bit 8 - LCK8"]
#[inline(always)]
pub fn lck8(&mut self) -> LCK8_W<8> {
LCK8_W::new(self)
}
#[doc = "Bit 9 - LCK9"]
#[inline(always)]
pub fn lck9(&mut self) -> LCK9_W<9> {
LCK9_W::new(self)
}
#[doc = "Bit 10 - LCK10"]
#[inline(always)]
pub fn lck10(&mut self) -> LCK10_W<10> {
LCK10_W::new(self)
}
#[doc = "Bit 11 - LCK11"]
#[inline(always)]
pub fn lck11(&mut self) -> LCK11_W<11> {
LCK11_W::new(self)
}
#[doc = "Bit 12 - LCK12"]
#[inline(always)]
pub fn lck12(&mut self) -> LCK12_W<12> {
LCK12_W::new(self)
}
#[doc = "Bit 13 - LCK13"]
#[inline(always)]
pub fn lck13(&mut self) -> LCK13_W<13> {
LCK13_W::new(self)
}
#[doc = "Bit 14 - LCK14"]
#[inline(always)]
pub fn lck14(&mut self) -> LCK14_W<14> {
LCK14_W::new(self)
}
#[doc = "Bit 15 - LCK15"]
#[inline(always)]
pub fn lck15(&mut self) -> LCK15_W<15> {
LCK15_W::new(self)
}
#[doc = "Bit 16 - LCKK"]
#[inline(always)]
pub fn lckk(&mut self) -> LCKK_W<16> {
LCKK_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits \\[15:0\\]
is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR\\[15:0\\]
must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset. A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence. Each lock bit freezes a specific configuration register (control and alternate function registers).\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpiob_lckr](index.html) module"]
pub struct GPIOB_LCKR_SPEC;
impl crate::RegisterSpec for GPIOB_LCKR_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [gpiob_lckr::R](R) reader structure"]
impl crate::Readable for GPIOB_LCKR_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [gpiob_lckr::W](W) writer structure"]
impl crate::Writable for GPIOB_LCKR_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets GPIOB_LCKR to value 0"]
impl crate::Resettable for GPIOB_LCKR_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}
