1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192

#[doc = "Register `GICH_VMCR` reader"]
pub struct R(crate::R<GICH_VMCR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<GICH_VMCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<GICH_VMCR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<GICH_VMCR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `GICH_VMCR` writer"]
pub struct W(crate::W<GICH_VMCR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<GICH_VMCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<GICH_VMCR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<GICH_VMCR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `VMGRP0EN` reader - VMGRP0EN"]
pub type VMGRP0EN_R = crate::BitReader<bool>;
#[doc = "Field `VMGRP0EN` writer - VMGRP0EN"]
pub type VMGRP0EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICH_VMCR_SPEC, bool, O>;
#[doc = "Field `VMGRP1EN` reader - VMGRP1EN"]
pub type VMGRP1EN_R = crate::BitReader<bool>;
#[doc = "Field `VMGRP1EN` writer - VMGRP1EN"]
pub type VMGRP1EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICH_VMCR_SPEC, bool, O>;
#[doc = "Field `VMACKCTL` reader - VMACKCTL"]
pub type VMACKCTL_R = crate::BitReader<bool>;
#[doc = "Field `VMACKCTL` writer - VMACKCTL"]
pub type VMACKCTL_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICH_VMCR_SPEC, bool, O>;
#[doc = "Field `VMFIQEN` reader - VMFIQEN"]
pub type VMFIQEN_R = crate::BitReader<bool>;
#[doc = "Field `VMFIQEN` writer - VMFIQEN"]
pub type VMFIQEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICH_VMCR_SPEC, bool, O>;
#[doc = "Field `VMCBPR` reader - VMCBPR"]
pub type VMCBPR_R = crate::BitReader<bool>;
#[doc = "Field `VMCBPR` writer - VMCBPR"]
pub type VMCBPR_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICH_VMCR_SPEC, bool, O>;
#[doc = "Field `VEM` reader - VEM"]
pub type VEM_R = crate::BitReader<bool>;
#[doc = "Field `VEM` writer - VEM"]
pub type VEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, GICH_VMCR_SPEC, bool, O>;
#[doc = "Field `VMABP` reader - VMABP"]
pub type VMABP_R = crate::FieldReader<u8, u8>;
#[doc = "Field `VMABP` writer - VMABP"]
pub type VMABP_W<'a, const O: u8> = crate::FieldWriter<'a, u32, GICH_VMCR_SPEC, u8, u8, 3, O>;
#[doc = "Field `VMBP` reader - VMBP"]
pub type VMBP_R = crate::FieldReader<u8, u8>;
#[doc = "Field `VMBP` writer - VMBP"]
pub type VMBP_W<'a, const O: u8> = crate::FieldWriter<'a, u32, GICH_VMCR_SPEC, u8, u8, 3, O>;
#[doc = "Field `VMPRIMASK` reader - VMPRIMASK"]
pub type VMPRIMASK_R = crate::FieldReader<u8, u8>;
#[doc = "Field `VMPRIMASK` writer - VMPRIMASK"]
pub type VMPRIMASK_W<'a, const O: u8> = crate::FieldWriter<'a, u32, GICH_VMCR_SPEC, u8, u8, 5, O>;
impl R {
    #[doc = "Bit 0 - VMGRP0EN"]
    #[inline(always)]
    pub fn vmgrp0en(&self) -> VMGRP0EN_R {
        VMGRP0EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - VMGRP1EN"]
    #[inline(always)]
    pub fn vmgrp1en(&self) -> VMGRP1EN_R {
        VMGRP1EN_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - VMACKCTL"]
    #[inline(always)]
    pub fn vmackctl(&self) -> VMACKCTL_R {
        VMACKCTL_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - VMFIQEN"]
    #[inline(always)]
    pub fn vmfiqen(&self) -> VMFIQEN_R {
        VMFIQEN_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - VMCBPR"]
    #[inline(always)]
    pub fn vmcbpr(&self) -> VMCBPR_R {
        VMCBPR_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 9 - VEM"]
    #[inline(always)]
    pub fn vem(&self) -> VEM_R {
        VEM_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bits 18:20 - VMABP"]
    #[inline(always)]
    pub fn vmabp(&self) -> VMABP_R {
        VMABP_R::new(((self.bits >> 18) & 7) as u8)
    }
    #[doc = "Bits 21:23 - VMBP"]
    #[inline(always)]
    pub fn vmbp(&self) -> VMBP_R {
        VMBP_R::new(((self.bits >> 21) & 7) as u8)
    }
    #[doc = "Bits 27:31 - VMPRIMASK"]
    #[inline(always)]
    pub fn vmprimask(&self) -> VMPRIMASK_R {
        VMPRIMASK_R::new(((self.bits >> 27) & 0x1f) as u8)
    }
}
impl W {
    #[doc = "Bit 0 - VMGRP0EN"]
    #[inline(always)]
    pub fn vmgrp0en(&mut self) -> VMGRP0EN_W<0> {
        VMGRP0EN_W::new(self)
    }
    #[doc = "Bit 1 - VMGRP1EN"]
    #[inline(always)]
    pub fn vmgrp1en(&mut self) -> VMGRP1EN_W<1> {
        VMGRP1EN_W::new(self)
    }
    #[doc = "Bit 2 - VMACKCTL"]
    #[inline(always)]
    pub fn vmackctl(&mut self) -> VMACKCTL_W<2> {
        VMACKCTL_W::new(self)
    }
    #[doc = "Bit 3 - VMFIQEN"]
    #[inline(always)]
    pub fn vmfiqen(&mut self) -> VMFIQEN_W<3> {
        VMFIQEN_W::new(self)
    }
    #[doc = "Bit 4 - VMCBPR"]
    #[inline(always)]
    pub fn vmcbpr(&mut self) -> VMCBPR_W<4> {
        VMCBPR_W::new(self)
    }
    #[doc = "Bit 9 - VEM"]
    #[inline(always)]
    pub fn vem(&mut self) -> VEM_W<9> {
        VEM_W::new(self)
    }
    #[doc = "Bits 18:20 - VMABP"]
    #[inline(always)]
    pub fn vmabp(&mut self) -> VMABP_W<18> {
        VMABP_W::new(self)
    }
    #[doc = "Bits 21:23 - VMBP"]
    #[inline(always)]
    pub fn vmbp(&mut self) -> VMBP_W<21> {
        VMBP_W::new(self)
    }
    #[doc = "Bits 27:31 - VMPRIMASK"]
    #[inline(always)]
    pub fn vmprimask(&mut self) -> VMPRIMASK_W<27> {
        VMPRIMASK_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "GICH virtual machine control register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gich_vmcr](index.html) module"]
pub struct GICH_VMCR_SPEC;
impl crate::RegisterSpec for GICH_VMCR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [gich_vmcr::R](R) reader structure"]
impl crate::Readable for GICH_VMCR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [gich_vmcr::W](W) writer structure"]
impl crate::Writable for GICH_VMCR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets GICH_VMCR to value 0x004d_0000"]
impl crate::Resettable for GICH_VMCR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x004d_0000
    }
}