1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75

#[doc = "Register `FMC_HWCFGR2` reader"]
pub struct R(crate::R<FMC_HWCFGR2_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<FMC_HWCFGR2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<FMC_HWCFGR2_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<FMC_HWCFGR2_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `RD_LN2DPTH` reader - RD_LN2DPTH"]
pub type RD_LN2DPTH_R = crate::FieldReader<u8, u8>;
#[doc = "Field `NOR_BASE` reader - NOR_BASE"]
pub type NOR_BASE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SDRAM_RBASE` reader - SDRAM_RBASE"]
pub type SDRAM_RBASE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `NAND_BASE` reader - NAND_BASE"]
pub type NAND_BASE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SDRAM1_BASE` reader - SDRAM1_BASE"]
pub type SDRAM1_BASE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SDRAM2_BASE` reader - SDRAM2_BASE"]
pub type SDRAM2_BASE_R = crate::FieldReader<u8, u8>;
impl R {
    #[doc = "Bits 0:3 - RD_LN2DPTH"]
    #[inline(always)]
    pub fn rd_ln2dpth(&self) -> RD_LN2DPTH_R {
        RD_LN2DPTH_R::new((self.bits & 0x0f) as u8)
    }
    #[doc = "Bits 4:7 - NOR_BASE"]
    #[inline(always)]
    pub fn nor_base(&self) -> NOR_BASE_R {
        NOR_BASE_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
    #[doc = "Bits 8:11 - SDRAM_RBASE"]
    #[inline(always)]
    pub fn sdram_rbase(&self) -> SDRAM_RBASE_R {
        SDRAM_RBASE_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
    #[doc = "Bits 12:15 - NAND_BASE"]
    #[inline(always)]
    pub fn nand_base(&self) -> NAND_BASE_R {
        NAND_BASE_R::new(((self.bits >> 12) & 0x0f) as u8)
    }
    #[doc = "Bits 16:19 - SDRAM1_BASE"]
    #[inline(always)]
    pub fn sdram1_base(&self) -> SDRAM1_BASE_R {
        SDRAM1_BASE_R::new(((self.bits >> 16) & 0x0f) as u8)
    }
    #[doc = "Bits 20:23 - SDRAM2_BASE"]
    #[inline(always)]
    pub fn sdram2_base(&self) -> SDRAM2_BASE_R {
        SDRAM2_BASE_R::new(((self.bits >> 20) & 0x0f) as u8)
    }
}
#[doc = "FMC Hardware configuration register 2\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [fmc_hwcfgr2](index.html) module"]
pub struct FMC_HWCFGR2_SPEC;
impl crate::RegisterSpec for FMC_HWCFGR2_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [fmc_hwcfgr2::R](R) reader structure"]
impl crate::Readable for FMC_HWCFGR2_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets FMC_HWCFGR2 to value 0x00dc_8762"]
impl crate::Resettable for FMC_HWCFGR2_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x00dc_8762
    }
}