1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248

#[doc = "Register `DDRPHYC_DX1GCR` reader"]
pub struct R(crate::R<DDRPHYC_DX1GCR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DDRPHYC_DX1GCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DDRPHYC_DX1GCR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DDRPHYC_DX1GCR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `DDRPHYC_DX1GCR` writer"]
pub struct W(crate::W<DDRPHYC_DX1GCR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DDRPHYC_DX1GCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DDRPHYC_DX1GCR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DDRPHYC_DX1GCR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DXEN` reader - DXEN"]
pub type DXEN_R = crate::BitReader<bool>;
#[doc = "Field `DXEN` writer - DXEN"]
pub type DXEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, bool, O>;
#[doc = "Field `DQSODT` reader - DQSODT"]
pub type DQSODT_R = crate::BitReader<bool>;
#[doc = "Field `DQSODT` writer - DQSODT"]
pub type DQSODT_W<'a, const O: u8> = crate::BitWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, bool, O>;
#[doc = "Field `DQODT` reader - DQODT"]
pub type DQODT_R = crate::BitReader<bool>;
#[doc = "Field `DQODT` writer - DQODT"]
pub type DQODT_W<'a, const O: u8> = crate::BitWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, bool, O>;
#[doc = "Field `DXIOM` reader - DXIOM"]
pub type DXIOM_R = crate::BitReader<bool>;
#[doc = "Field `DXIOM` writer - DXIOM"]
pub type DXIOM_W<'a, const O: u8> = crate::BitWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, bool, O>;
#[doc = "Field `DXPDD` reader - DXPDD"]
pub type DXPDD_R = crate::BitReader<bool>;
#[doc = "Field `DXPDD` writer - DXPDD"]
pub type DXPDD_W<'a, const O: u8> = crate::BitWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, bool, O>;
#[doc = "Field `DXPDR` reader - DXPDR"]
pub type DXPDR_R = crate::BitReader<bool>;
#[doc = "Field `DXPDR` writer - DXPDR"]
pub type DXPDR_W<'a, const O: u8> = crate::BitWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, bool, O>;
#[doc = "Field `DQSRPD` reader - DQSRPD"]
pub type DQSRPD_R = crate::BitReader<bool>;
#[doc = "Field `DQSRPD` writer - DQSRPD"]
pub type DQSRPD_W<'a, const O: u8> = crate::BitWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, bool, O>;
#[doc = "Field `DSEN` reader - DSEN"]
pub type DSEN_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DSEN` writer - DSEN"]
pub type DSEN_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, u8, u8, 2, O>;
#[doc = "Field `DQSRTT` reader - DQSRTT"]
pub type DQSRTT_R = crate::BitReader<bool>;
#[doc = "Field `DQSRTT` writer - DQSRTT"]
pub type DQSRTT_W<'a, const O: u8> = crate::BitWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, bool, O>;
#[doc = "Field `DQRTT` reader - DQRTT"]
pub type DQRTT_R = crate::BitReader<bool>;
#[doc = "Field `DQRTT` writer - DQRTT"]
pub type DQRTT_W<'a, const O: u8> = crate::BitWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, bool, O>;
#[doc = "Field `RTTOH` reader - RTTOH"]
pub type RTTOH_R = crate::FieldReader<u8, u8>;
#[doc = "Field `RTTOH` writer - RTTOH"]
pub type RTTOH_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, u8, u8, 2, O>;
#[doc = "Field `RTTOAL` reader - RTTOAL"]
pub type RTTOAL_R = crate::BitReader<bool>;
#[doc = "Field `RTTOAL` writer - RTTOAL"]
pub type RTTOAL_W<'a, const O: u8> = crate::BitWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, bool, O>;
#[doc = "Field `R0RVSL` reader - R0RVSL"]
pub type R0RVSL_R = crate::FieldReader<u8, u8>;
#[doc = "Field `R0RVSL` writer - R0RVSL"]
pub type R0RVSL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DDRPHYC_DX1GCR_SPEC, u8, u8, 3, O>;
impl R {
    #[doc = "Bit 0 - DXEN"]
    #[inline(always)]
    pub fn dxen(&self) -> DXEN_R {
        DXEN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - DQSODT"]
    #[inline(always)]
    pub fn dqsodt(&self) -> DQSODT_R {
        DQSODT_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - DQODT"]
    #[inline(always)]
    pub fn dqodt(&self) -> DQODT_R {
        DQODT_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - DXIOM"]
    #[inline(always)]
    pub fn dxiom(&self) -> DXIOM_R {
        DXIOM_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - DXPDD"]
    #[inline(always)]
    pub fn dxpdd(&self) -> DXPDD_R {
        DXPDD_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - DXPDR"]
    #[inline(always)]
    pub fn dxpdr(&self) -> DXPDR_R {
        DXPDR_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - DQSRPD"]
    #[inline(always)]
    pub fn dqsrpd(&self) -> DQSRPD_R {
        DQSRPD_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bits 7:8 - DSEN"]
    #[inline(always)]
    pub fn dsen(&self) -> DSEN_R {
        DSEN_R::new(((self.bits >> 7) & 3) as u8)
    }
    #[doc = "Bit 9 - DQSRTT"]
    #[inline(always)]
    pub fn dqsrtt(&self) -> DQSRTT_R {
        DQSRTT_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - DQRTT"]
    #[inline(always)]
    pub fn dqrtt(&self) -> DQRTT_R {
        DQRTT_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bits 11:12 - RTTOH"]
    #[inline(always)]
    pub fn rttoh(&self) -> RTTOH_R {
        RTTOH_R::new(((self.bits >> 11) & 3) as u8)
    }
    #[doc = "Bit 13 - RTTOAL"]
    #[inline(always)]
    pub fn rttoal(&self) -> RTTOAL_R {
        RTTOAL_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bits 14:16 - R0RVSL"]
    #[inline(always)]
    pub fn r0rvsl(&self) -> R0RVSL_R {
        R0RVSL_R::new(((self.bits >> 14) & 7) as u8)
    }
}
impl W {
    #[doc = "Bit 0 - DXEN"]
    #[inline(always)]
    pub fn dxen(&mut self) -> DXEN_W<0> {
        DXEN_W::new(self)
    }
    #[doc = "Bit 1 - DQSODT"]
    #[inline(always)]
    pub fn dqsodt(&mut self) -> DQSODT_W<1> {
        DQSODT_W::new(self)
    }
    #[doc = "Bit 2 - DQODT"]
    #[inline(always)]
    pub fn dqodt(&mut self) -> DQODT_W<2> {
        DQODT_W::new(self)
    }
    #[doc = "Bit 3 - DXIOM"]
    #[inline(always)]
    pub fn dxiom(&mut self) -> DXIOM_W<3> {
        DXIOM_W::new(self)
    }
    #[doc = "Bit 4 - DXPDD"]
    #[inline(always)]
    pub fn dxpdd(&mut self) -> DXPDD_W<4> {
        DXPDD_W::new(self)
    }
    #[doc = "Bit 5 - DXPDR"]
    #[inline(always)]
    pub fn dxpdr(&mut self) -> DXPDR_W<5> {
        DXPDR_W::new(self)
    }
    #[doc = "Bit 6 - DQSRPD"]
    #[inline(always)]
    pub fn dqsrpd(&mut self) -> DQSRPD_W<6> {
        DQSRPD_W::new(self)
    }
    #[doc = "Bits 7:8 - DSEN"]
    #[inline(always)]
    pub fn dsen(&mut self) -> DSEN_W<7> {
        DSEN_W::new(self)
    }
    #[doc = "Bit 9 - DQSRTT"]
    #[inline(always)]
    pub fn dqsrtt(&mut self) -> DQSRTT_W<9> {
        DQSRTT_W::new(self)
    }
    #[doc = "Bit 10 - DQRTT"]
    #[inline(always)]
    pub fn dqrtt(&mut self) -> DQRTT_W<10> {
        DQRTT_W::new(self)
    }
    #[doc = "Bits 11:12 - RTTOH"]
    #[inline(always)]
    pub fn rttoh(&mut self) -> RTTOH_W<11> {
        RTTOH_W::new(self)
    }
    #[doc = "Bit 13 - RTTOAL"]
    #[inline(always)]
    pub fn rttoal(&mut self) -> RTTOAL_W<13> {
        RTTOAL_W::new(self)
    }
    #[doc = "Bits 14:16 - R0RVSL"]
    #[inline(always)]
    pub fn r0rvsl(&mut self) -> R0RVSL_W<14> {
        R0RVSL_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "DDRPHYC byte lane 1 GC register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ddrphyc_dx1gcr](index.html) module"]
pub struct DDRPHYC_DX1GCR_SPEC;
impl crate::RegisterSpec for DDRPHYC_DX1GCR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [ddrphyc_dx1gcr::R](R) reader structure"]
impl crate::Readable for DDRPHYC_DX1GCR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ddrphyc_dx1gcr::W](W) writer structure"]
impl crate::Writable for DDRPHYC_DX1GCR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets DDRPHYC_DX1GCR to value 0xee81"]
impl crate::Resettable for DDRPHYC_DX1GCR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0xee81
    }
}