1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186

#[doc = "Register `DDRPHYC_DX1DQTR` reader"]
pub struct R(crate::R<DDRPHYC_DX1DQTR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DDRPHYC_DX1DQTR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DDRPHYC_DX1DQTR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DDRPHYC_DX1DQTR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `DDRPHYC_DX1DQTR` writer"]
pub struct W(crate::W<DDRPHYC_DX1DQTR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DDRPHYC_DX1DQTR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DDRPHYC_DX1DQTR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DDRPHYC_DX1DQTR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DQDLY0` reader - DQDLY0"]
pub type DQDLY0_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DQDLY0` writer - DQDLY0"]
pub type DQDLY0_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRPHYC_DX1DQTR_SPEC, u8, u8, 4, O>;
#[doc = "Field `DQDLY1` reader - DQDLY1"]
pub type DQDLY1_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DQDLY1` writer - DQDLY1"]
pub type DQDLY1_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRPHYC_DX1DQTR_SPEC, u8, u8, 4, O>;
#[doc = "Field `DQDLY2` reader - DQDLY2"]
pub type DQDLY2_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DQDLY2` writer - DQDLY2"]
pub type DQDLY2_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRPHYC_DX1DQTR_SPEC, u8, u8, 4, O>;
#[doc = "Field `DQDLY3` reader - DQDLY3"]
pub type DQDLY3_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DQDLY3` writer - DQDLY3"]
pub type DQDLY3_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRPHYC_DX1DQTR_SPEC, u8, u8, 4, O>;
#[doc = "Field `DQDLY4` reader - DQDLY4"]
pub type DQDLY4_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DQDLY4` writer - DQDLY4"]
pub type DQDLY4_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRPHYC_DX1DQTR_SPEC, u8, u8, 4, O>;
#[doc = "Field `DQDLY5` reader - DQDLY5"]
pub type DQDLY5_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DQDLY5` writer - DQDLY5"]
pub type DQDLY5_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRPHYC_DX1DQTR_SPEC, u8, u8, 4, O>;
#[doc = "Field `DQDLY6` reader - DQDLY6"]
pub type DQDLY6_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DQDLY6` writer - DQDLY6"]
pub type DQDLY6_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRPHYC_DX1DQTR_SPEC, u8, u8, 4, O>;
#[doc = "Field `DQDLY7` reader - DQDLY7"]
pub type DQDLY7_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DQDLY7` writer - DQDLY7"]
pub type DQDLY7_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRPHYC_DX1DQTR_SPEC, u8, u8, 4, O>;
impl R {
    #[doc = "Bits 0:3 - DQDLY0"]
    #[inline(always)]
    pub fn dqdly0(&self) -> DQDLY0_R {
        DQDLY0_R::new((self.bits & 0x0f) as u8)
    }
    #[doc = "Bits 4:7 - DQDLY1"]
    #[inline(always)]
    pub fn dqdly1(&self) -> DQDLY1_R {
        DQDLY1_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
    #[doc = "Bits 8:11 - DQDLY2"]
    #[inline(always)]
    pub fn dqdly2(&self) -> DQDLY2_R {
        DQDLY2_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
    #[doc = "Bits 12:15 - DQDLY3"]
    #[inline(always)]
    pub fn dqdly3(&self) -> DQDLY3_R {
        DQDLY3_R::new(((self.bits >> 12) & 0x0f) as u8)
    }
    #[doc = "Bits 16:19 - DQDLY4"]
    #[inline(always)]
    pub fn dqdly4(&self) -> DQDLY4_R {
        DQDLY4_R::new(((self.bits >> 16) & 0x0f) as u8)
    }
    #[doc = "Bits 20:23 - DQDLY5"]
    #[inline(always)]
    pub fn dqdly5(&self) -> DQDLY5_R {
        DQDLY5_R::new(((self.bits >> 20) & 0x0f) as u8)
    }
    #[doc = "Bits 24:27 - DQDLY6"]
    #[inline(always)]
    pub fn dqdly6(&self) -> DQDLY6_R {
        DQDLY6_R::new(((self.bits >> 24) & 0x0f) as u8)
    }
    #[doc = "Bits 28:31 - DQDLY7"]
    #[inline(always)]
    pub fn dqdly7(&self) -> DQDLY7_R {
        DQDLY7_R::new(((self.bits >> 28) & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bits 0:3 - DQDLY0"]
    #[inline(always)]
    pub fn dqdly0(&mut self) -> DQDLY0_W<0> {
        DQDLY0_W::new(self)
    }
    #[doc = "Bits 4:7 - DQDLY1"]
    #[inline(always)]
    pub fn dqdly1(&mut self) -> DQDLY1_W<4> {
        DQDLY1_W::new(self)
    }
    #[doc = "Bits 8:11 - DQDLY2"]
    #[inline(always)]
    pub fn dqdly2(&mut self) -> DQDLY2_W<8> {
        DQDLY2_W::new(self)
    }
    #[doc = "Bits 12:15 - DQDLY3"]
    #[inline(always)]
    pub fn dqdly3(&mut self) -> DQDLY3_W<12> {
        DQDLY3_W::new(self)
    }
    #[doc = "Bits 16:19 - DQDLY4"]
    #[inline(always)]
    pub fn dqdly4(&mut self) -> DQDLY4_W<16> {
        DQDLY4_W::new(self)
    }
    #[doc = "Bits 20:23 - DQDLY5"]
    #[inline(always)]
    pub fn dqdly5(&mut self) -> DQDLY5_W<20> {
        DQDLY5_W::new(self)
    }
    #[doc = "Bits 24:27 - DQDLY6"]
    #[inline(always)]
    pub fn dqdly6(&mut self) -> DQDLY6_W<24> {
        DQDLY6_W::new(self)
    }
    #[doc = "Bits 28:31 - DQDLY7"]
    #[inline(always)]
    pub fn dqdly7(&mut self) -> DQDLY7_W<28> {
        DQDLY7_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "DDRPHYC byte lane 1 DQT register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ddrphyc_dx1dqtr](index.html) module"]
pub struct DDRPHYC_DX1DQTR_SPEC;
impl crate::RegisterSpec for DDRPHYC_DX1DQTR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [ddrphyc_dx1dqtr::R](R) reader structure"]
impl crate::Readable for DDRPHYC_DX1DQTR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ddrphyc_dx1dqtr::W](W) writer structure"]
impl crate::Writable for DDRPHYC_DX1DQTR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets DDRPHYC_DX1DQTR to value 0xffff_ffff"]
impl crate::Resettable for DDRPHYC_DX1DQTR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0xffff_ffff
    }
}