1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
#[doc = "Register `ADC_PCSEL` reader"]
pub struct R(crate::R<ADC_PCSEL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ADC_PCSEL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ADC_PCSEL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ADC_PCSEL_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `ADC_PCSEL` writer"]
pub struct W(crate::W<ADC_PCSEL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<ADC_PCSEL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<ADC_PCSEL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<ADC_PCSEL_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `PCSEL0` reader - PCSEL0"]
pub type PCSEL0_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL0` writer - PCSEL0"]
pub type PCSEL0_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL1` reader - PCSEL1"]
pub type PCSEL1_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL1` writer - PCSEL1"]
pub type PCSEL1_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL2` reader - PCSEL2"]
pub type PCSEL2_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL2` writer - PCSEL2"]
pub type PCSEL2_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL3` reader - PCSEL3"]
pub type PCSEL3_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL3` writer - PCSEL3"]
pub type PCSEL3_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL4` reader - PCSEL4"]
pub type PCSEL4_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL4` writer - PCSEL4"]
pub type PCSEL4_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL5` reader - PCSEL5"]
pub type PCSEL5_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL5` writer - PCSEL5"]
pub type PCSEL5_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL6` reader - PCSEL6"]
pub type PCSEL6_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL6` writer - PCSEL6"]
pub type PCSEL6_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL7` reader - PCSEL7"]
pub type PCSEL7_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL7` writer - PCSEL7"]
pub type PCSEL7_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL8` reader - PCSEL8"]
pub type PCSEL8_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL8` writer - PCSEL8"]
pub type PCSEL8_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL9` reader - PCSEL9"]
pub type PCSEL9_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL9` writer - PCSEL9"]
pub type PCSEL9_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL10` reader - PCSEL10"]
pub type PCSEL10_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL10` writer - PCSEL10"]
pub type PCSEL10_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL11` reader - PCSEL11"]
pub type PCSEL11_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL11` writer - PCSEL11"]
pub type PCSEL11_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL12` reader - PCSEL12"]
pub type PCSEL12_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL12` writer - PCSEL12"]
pub type PCSEL12_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL13` reader - PCSEL13"]
pub type PCSEL13_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL13` writer - PCSEL13"]
pub type PCSEL13_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL14` reader - PCSEL14"]
pub type PCSEL14_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL14` writer - PCSEL14"]
pub type PCSEL14_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL15` reader - PCSEL15"]
pub type PCSEL15_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL15` writer - PCSEL15"]
pub type PCSEL15_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL16` reader - PCSEL16"]
pub type PCSEL16_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL16` writer - PCSEL16"]
pub type PCSEL16_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL17` reader - PCSEL17"]
pub type PCSEL17_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL17` writer - PCSEL17"]
pub type PCSEL17_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL18` reader - PCSEL18"]
pub type PCSEL18_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL18` writer - PCSEL18"]
pub type PCSEL18_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
#[doc = "Field `PCSEL19` reader - PCSEL19"]
pub type PCSEL19_R = crate::BitReader<bool>;
#[doc = "Field `PCSEL19` writer - PCSEL19"]
pub type PCSEL19_W<'a, const O: u8> = crate::BitWriter<'a, u32, ADC_PCSEL_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - PCSEL0"]
    #[inline(always)]
    pub fn pcsel0(&self) -> PCSEL0_R {
        PCSEL0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - PCSEL1"]
    #[inline(always)]
    pub fn pcsel1(&self) -> PCSEL1_R {
        PCSEL1_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - PCSEL2"]
    #[inline(always)]
    pub fn pcsel2(&self) -> PCSEL2_R {
        PCSEL2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - PCSEL3"]
    #[inline(always)]
    pub fn pcsel3(&self) -> PCSEL3_R {
        PCSEL3_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - PCSEL4"]
    #[inline(always)]
    pub fn pcsel4(&self) -> PCSEL4_R {
        PCSEL4_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - PCSEL5"]
    #[inline(always)]
    pub fn pcsel5(&self) -> PCSEL5_R {
        PCSEL5_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - PCSEL6"]
    #[inline(always)]
    pub fn pcsel6(&self) -> PCSEL6_R {
        PCSEL6_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - PCSEL7"]
    #[inline(always)]
    pub fn pcsel7(&self) -> PCSEL7_R {
        PCSEL7_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - PCSEL8"]
    #[inline(always)]
    pub fn pcsel8(&self) -> PCSEL8_R {
        PCSEL8_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - PCSEL9"]
    #[inline(always)]
    pub fn pcsel9(&self) -> PCSEL9_R {
        PCSEL9_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - PCSEL10"]
    #[inline(always)]
    pub fn pcsel10(&self) -> PCSEL10_R {
        PCSEL10_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - PCSEL11"]
    #[inline(always)]
    pub fn pcsel11(&self) -> PCSEL11_R {
        PCSEL11_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - PCSEL12"]
    #[inline(always)]
    pub fn pcsel12(&self) -> PCSEL12_R {
        PCSEL12_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - PCSEL13"]
    #[inline(always)]
    pub fn pcsel13(&self) -> PCSEL13_R {
        PCSEL13_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - PCSEL14"]
    #[inline(always)]
    pub fn pcsel14(&self) -> PCSEL14_R {
        PCSEL14_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - PCSEL15"]
    #[inline(always)]
    pub fn pcsel15(&self) -> PCSEL15_R {
        PCSEL15_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - PCSEL16"]
    #[inline(always)]
    pub fn pcsel16(&self) -> PCSEL16_R {
        PCSEL16_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - PCSEL17"]
    #[inline(always)]
    pub fn pcsel17(&self) -> PCSEL17_R {
        PCSEL17_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - PCSEL18"]
    #[inline(always)]
    pub fn pcsel18(&self) -> PCSEL18_R {
        PCSEL18_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - PCSEL19"]
    #[inline(always)]
    pub fn pcsel19(&self) -> PCSEL19_R {
        PCSEL19_R::new(((self.bits >> 19) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - PCSEL0"]
    #[inline(always)]
    pub fn pcsel0(&mut self) -> PCSEL0_W<0> {
        PCSEL0_W::new(self)
    }
    #[doc = "Bit 1 - PCSEL1"]
    #[inline(always)]
    pub fn pcsel1(&mut self) -> PCSEL1_W<1> {
        PCSEL1_W::new(self)
    }
    #[doc = "Bit 2 - PCSEL2"]
    #[inline(always)]
    pub fn pcsel2(&mut self) -> PCSEL2_W<2> {
        PCSEL2_W::new(self)
    }
    #[doc = "Bit 3 - PCSEL3"]
    #[inline(always)]
    pub fn pcsel3(&mut self) -> PCSEL3_W<3> {
        PCSEL3_W::new(self)
    }
    #[doc = "Bit 4 - PCSEL4"]
    #[inline(always)]
    pub fn pcsel4(&mut self) -> PCSEL4_W<4> {
        PCSEL4_W::new(self)
    }
    #[doc = "Bit 5 - PCSEL5"]
    #[inline(always)]
    pub fn pcsel5(&mut self) -> PCSEL5_W<5> {
        PCSEL5_W::new(self)
    }
    #[doc = "Bit 6 - PCSEL6"]
    #[inline(always)]
    pub fn pcsel6(&mut self) -> PCSEL6_W<6> {
        PCSEL6_W::new(self)
    }
    #[doc = "Bit 7 - PCSEL7"]
    #[inline(always)]
    pub fn pcsel7(&mut self) -> PCSEL7_W<7> {
        PCSEL7_W::new(self)
    }
    #[doc = "Bit 8 - PCSEL8"]
    #[inline(always)]
    pub fn pcsel8(&mut self) -> PCSEL8_W<8> {
        PCSEL8_W::new(self)
    }
    #[doc = "Bit 9 - PCSEL9"]
    #[inline(always)]
    pub fn pcsel9(&mut self) -> PCSEL9_W<9> {
        PCSEL9_W::new(self)
    }
    #[doc = "Bit 10 - PCSEL10"]
    #[inline(always)]
    pub fn pcsel10(&mut self) -> PCSEL10_W<10> {
        PCSEL10_W::new(self)
    }
    #[doc = "Bit 11 - PCSEL11"]
    #[inline(always)]
    pub fn pcsel11(&mut self) -> PCSEL11_W<11> {
        PCSEL11_W::new(self)
    }
    #[doc = "Bit 12 - PCSEL12"]
    #[inline(always)]
    pub fn pcsel12(&mut self) -> PCSEL12_W<12> {
        PCSEL12_W::new(self)
    }
    #[doc = "Bit 13 - PCSEL13"]
    #[inline(always)]
    pub fn pcsel13(&mut self) -> PCSEL13_W<13> {
        PCSEL13_W::new(self)
    }
    #[doc = "Bit 14 - PCSEL14"]
    #[inline(always)]
    pub fn pcsel14(&mut self) -> PCSEL14_W<14> {
        PCSEL14_W::new(self)
    }
    #[doc = "Bit 15 - PCSEL15"]
    #[inline(always)]
    pub fn pcsel15(&mut self) -> PCSEL15_W<15> {
        PCSEL15_W::new(self)
    }
    #[doc = "Bit 16 - PCSEL16"]
    #[inline(always)]
    pub fn pcsel16(&mut self) -> PCSEL16_W<16> {
        PCSEL16_W::new(self)
    }
    #[doc = "Bit 17 - PCSEL17"]
    #[inline(always)]
    pub fn pcsel17(&mut self) -> PCSEL17_W<17> {
        PCSEL17_W::new(self)
    }
    #[doc = "Bit 18 - PCSEL18"]
    #[inline(always)]
    pub fn pcsel18(&mut self) -> PCSEL18_W<18> {
        PCSEL18_W::new(self)
    }
    #[doc = "Bit 19 - PCSEL19"]
    #[inline(always)]
    pub fn pcsel19(&mut self) -> PCSEL19_W<19> {
        PCSEL19_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "ADC channel preselection register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [adc_pcsel](index.html) module"]
pub struct ADC_PCSEL_SPEC;
impl crate::RegisterSpec for ADC_PCSEL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [adc_pcsel::R](R) reader structure"]
impl crate::Readable for ADC_PCSEL_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [adc_pcsel::W](W) writer structure"]
impl crate::Writable for ADC_PCSEL_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets ADC_PCSEL to value 0"]
impl crate::Resettable for ADC_PCSEL_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}