Module stm32mp1::stm32mp157::fmc::fmc_csqar1
source · [−]Expand description
This register is used to define the value of address cycles 1 to 4 to be issued by the command sequencer.
Structs
This register is used to define the value of address cycles 1 to 4 to be issued by the command sequencer.
Register FMC_CSQAR1 reader
Register FMC_CSQAR1 writer