1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164

#[doc = "Register `ICACHE_CR` reader"]
pub struct R(crate::R<ICACHE_CR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ICACHE_CR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ICACHE_CR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ICACHE_CR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `ICACHE_CR` writer"]
pub struct W(crate::W<ICACHE_CR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<ICACHE_CR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<ICACHE_CR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<ICACHE_CR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `EN` reader - EN"]
pub type EN_R = crate::BitReader<bool>;
#[doc = "Field `EN` writer - EN"]
pub type EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, ICACHE_CR_SPEC, bool, O>;
#[doc = "Field `CACHEINV` reader - CACHEINV"]
pub type CACHEINV_R = crate::BitReader<bool>;
#[doc = "Field `CACHEINV` writer - CACHEINV"]
pub type CACHEINV_W<'a, const O: u8> = crate::BitWriter<'a, u32, ICACHE_CR_SPEC, bool, O>;
#[doc = "Field `WAYSEL` reader - WAYSEL"]
pub type WAYSEL_R = crate::BitReader<bool>;
#[doc = "Field `WAYSEL` writer - WAYSEL"]
pub type WAYSEL_W<'a, const O: u8> = crate::BitWriter<'a, u32, ICACHE_CR_SPEC, bool, O>;
#[doc = "Field `HITMEN` reader - HITMEN"]
pub type HITMEN_R = crate::BitReader<bool>;
#[doc = "Field `HITMEN` writer - HITMEN"]
pub type HITMEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, ICACHE_CR_SPEC, bool, O>;
#[doc = "Field `MISSMEN` reader - MISSMEN"]
pub type MISSMEN_R = crate::BitReader<bool>;
#[doc = "Field `MISSMEN` writer - MISSMEN"]
pub type MISSMEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, ICACHE_CR_SPEC, bool, O>;
#[doc = "Field `HITMRST` reader - HITMRST"]
pub type HITMRST_R = crate::BitReader<bool>;
#[doc = "Field `HITMRST` writer - HITMRST"]
pub type HITMRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, ICACHE_CR_SPEC, bool, O>;
#[doc = "Field `MISSMRST` reader - MISSMRST"]
pub type MISSMRST_R = crate::BitReader<bool>;
#[doc = "Field `MISSMRST` writer - MISSMRST"]
pub type MISSMRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, ICACHE_CR_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - EN"]
    #[inline(always)]
    pub fn en(&self) -> EN_R {
        EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - CACHEINV"]
    #[inline(always)]
    pub fn cacheinv(&self) -> CACHEINV_R {
        CACHEINV_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - WAYSEL"]
    #[inline(always)]
    pub fn waysel(&self) -> WAYSEL_R {
        WAYSEL_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 16 - HITMEN"]
    #[inline(always)]
    pub fn hitmen(&self) -> HITMEN_R {
        HITMEN_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - MISSMEN"]
    #[inline(always)]
    pub fn missmen(&self) -> MISSMEN_R {
        MISSMEN_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - HITMRST"]
    #[inline(always)]
    pub fn hitmrst(&self) -> HITMRST_R {
        HITMRST_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - MISSMRST"]
    #[inline(always)]
    pub fn missmrst(&self) -> MISSMRST_R {
        MISSMRST_R::new(((self.bits >> 19) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - EN"]
    #[inline(always)]
    pub fn en(&mut self) -> EN_W<0> {
        EN_W::new(self)
    }
    #[doc = "Bit 1 - CACHEINV"]
    #[inline(always)]
    pub fn cacheinv(&mut self) -> CACHEINV_W<1> {
        CACHEINV_W::new(self)
    }
    #[doc = "Bit 2 - WAYSEL"]
    #[inline(always)]
    pub fn waysel(&mut self) -> WAYSEL_W<2> {
        WAYSEL_W::new(self)
    }
    #[doc = "Bit 16 - HITMEN"]
    #[inline(always)]
    pub fn hitmen(&mut self) -> HITMEN_W<16> {
        HITMEN_W::new(self)
    }
    #[doc = "Bit 17 - MISSMEN"]
    #[inline(always)]
    pub fn missmen(&mut self) -> MISSMEN_W<17> {
        MISSMEN_W::new(self)
    }
    #[doc = "Bit 18 - HITMRST"]
    #[inline(always)]
    pub fn hitmrst(&mut self) -> HITMRST_W<18> {
        HITMRST_W::new(self)
    }
    #[doc = "Bit 19 - MISSMRST"]
    #[inline(always)]
    pub fn missmrst(&mut self) -> MISSMRST_W<19> {
        MISSMRST_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "ICACHE control register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [icache_cr](index.html) module"]
pub struct ICACHE_CR_SPEC;
impl crate::RegisterSpec for ICACHE_CR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [icache_cr::R](R) reader structure"]
impl crate::Readable for ICACHE_CR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [icache_cr::W](W) writer structure"]
impl crate::Writable for ICACHE_CR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets ICACHE_CR to value 0x04"]
impl crate::Resettable for ICACHE_CR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x04
    }
}