1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164

#[doc = "Register `C9CR` reader"]
pub struct R(crate::R<C9CR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<C9CR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<C9CR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<C9CR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `C9CR` writer"]
pub struct W(crate::W<C9CR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<C9CR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<C9CR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<C9CR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `SYNC_ID` reader - SYNC_ID"]
pub type SYNC_ID_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SYNC_ID` writer - SYNC_ID"]
pub type SYNC_ID_W<'a, const O: u8> = crate::FieldWriter<'a, u32, C9CR_SPEC, u8, u8, 5, O>;
#[doc = "Field `NBREQ` reader - Nb request"]
pub type NBREQ_R = crate::FieldReader<u8, u8>;
#[doc = "Field `NBREQ` writer - Nb request"]
pub type NBREQ_W<'a, const O: u8> = crate::FieldWriter<'a, u32, C9CR_SPEC, u8, u8, 5, O>;
#[doc = "Field `SPOL` reader - Sync polarity"]
pub type SPOL_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPOL` writer - Sync polarity"]
pub type SPOL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, C9CR_SPEC, u8, u8, 2, O>;
#[doc = "Field `SE` reader - Synchronization enable"]
pub type SE_R = crate::BitReader<bool>;
#[doc = "Field `SE` writer - Synchronization enable"]
pub type SE_W<'a, const O: u8> = crate::BitWriter<'a, u32, C9CR_SPEC, bool, O>;
#[doc = "Field `EGE` reader - Event Generation Enable"]
pub type EGE_R = crate::BitReader<bool>;
#[doc = "Field `EGE` writer - Event Generation Enable"]
pub type EGE_W<'a, const O: u8> = crate::BitWriter<'a, u32, C9CR_SPEC, bool, O>;
#[doc = "Field `SOIE` reader - Synchronization Overrun Interrupt Enable"]
pub type SOIE_R = crate::BitReader<bool>;
#[doc = "Field `SOIE` writer - Synchronization Overrun Interrupt Enable"]
pub type SOIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, C9CR_SPEC, bool, O>;
#[doc = "Field `DMAREQ_ID` reader - DMA Request ID"]
pub type DMAREQ_ID_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DMAREQ_ID` writer - DMA Request ID"]
pub type DMAREQ_ID_W<'a, const O: u8> = crate::FieldWriter<'a, u32, C9CR_SPEC, u8, u8, 7, O>;
impl R {
    #[doc = "Bits 24:28 - SYNC_ID"]
    #[inline(always)]
    pub fn sync_id(&self) -> SYNC_ID_R {
        SYNC_ID_R::new(((self.bits >> 24) & 0x1f) as u8)
    }
    #[doc = "Bits 19:23 - Nb request"]
    #[inline(always)]
    pub fn nbreq(&self) -> NBREQ_R {
        NBREQ_R::new(((self.bits >> 19) & 0x1f) as u8)
    }
    #[doc = "Bits 17:18 - Sync polarity"]
    #[inline(always)]
    pub fn spol(&self) -> SPOL_R {
        SPOL_R::new(((self.bits >> 17) & 3) as u8)
    }
    #[doc = "Bit 16 - Synchronization enable"]
    #[inline(always)]
    pub fn se(&self) -> SE_R {
        SE_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 9 - Event Generation Enable"]
    #[inline(always)]
    pub fn ege(&self) -> EGE_R {
        EGE_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 8 - Synchronization Overrun Interrupt Enable"]
    #[inline(always)]
    pub fn soie(&self) -> SOIE_R {
        SOIE_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bits 0:6 - DMA Request ID"]
    #[inline(always)]
    pub fn dmareq_id(&self) -> DMAREQ_ID_R {
        DMAREQ_ID_R::new((self.bits & 0x7f) as u8)
    }
}
impl W {
    #[doc = "Bits 24:28 - SYNC_ID"]
    #[inline(always)]
    pub fn sync_id(&mut self) -> SYNC_ID_W<24> {
        SYNC_ID_W::new(self)
    }
    #[doc = "Bits 19:23 - Nb request"]
    #[inline(always)]
    pub fn nbreq(&mut self) -> NBREQ_W<19> {
        NBREQ_W::new(self)
    }
    #[doc = "Bits 17:18 - Sync polarity"]
    #[inline(always)]
    pub fn spol(&mut self) -> SPOL_W<17> {
        SPOL_W::new(self)
    }
    #[doc = "Bit 16 - Synchronization enable"]
    #[inline(always)]
    pub fn se(&mut self) -> SE_W<16> {
        SE_W::new(self)
    }
    #[doc = "Bit 9 - Event Generation Enable"]
    #[inline(always)]
    pub fn ege(&mut self) -> EGE_W<9> {
        EGE_W::new(self)
    }
    #[doc = "Bit 8 - Synchronization Overrun Interrupt Enable"]
    #[inline(always)]
    pub fn soie(&mut self) -> SOIE_W<8> {
        SOIE_W::new(self)
    }
    #[doc = "Bits 0:6 - DMA Request ID"]
    #[inline(always)]
    pub fn dmareq_id(&mut self) -> DMAREQ_ID_W<0> {
        DMAREQ_ID_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "DMA Multiplexer Channel 9 Control register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [c9cr](index.html) module"]
pub struct C9CR_SPEC;
impl crate::RegisterSpec for C9CR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [c9cr::R](R) reader structure"]
impl crate::Readable for C9CR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [c9cr::W](W) writer structure"]
impl crate::Writable for C9CR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets C9CR to value 0"]
impl crate::Resettable for C9CR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}