1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42

#[doc = "Reader of register SDMMC_IDMABASE1R"]
pub type R = crate::R<u32, super::SDMMC_IDMABASE1R>;
#[doc = "Writer for register SDMMC_IDMABASE1R"]
pub type W = crate::W<u32, super::SDMMC_IDMABASE1R>;
#[doc = "Register SDMMC_IDMABASE1R `reset()`'s with value 0"]
impl crate::ResetValue for super::SDMMC_IDMABASE1R {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Reader of field `IDMABASE1`"]
pub type IDMABASE1_R = crate::R<u32, u32>;
#[doc = "Write proxy for field `IDMABASE1`"]
pub struct IDMABASE1_W<'a> {
    w: &'a mut W,
}
impl<'a> IDMABASE1_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u32) -> &'a mut W {
        self.w.bits = (self.w.bits & !0xffff_ffff) | ((value as u32) & 0xffff_ffff);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:31 - Buffer 1 memory base address, shall be word aligned (bit \\[1:0\\]
are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 1 is inactive (IDMABACT = 0)."]
    #[inline(always)]
    pub fn idmabase1(&self) -> IDMABASE1_R {
        IDMABASE1_R::new((self.bits & 0xffff_ffff) as u32)
    }
}
impl W {
    #[doc = "Bits 0:31 - Buffer 1 memory base address, shall be word aligned (bit \\[1:0\\]
are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 1 is inactive (IDMABACT = 0)."]
    #[inline(always)]
    pub fn idmabase1(&mut self) -> IDMABASE1_W {
        IDMABASE1_W { w: self }
    }
}