1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
#[doc = "Reader of register SDMMC_DLENR"] pub type R = crate::R<u32, super::SDMMC_DLENR>; #[doc = "Writer for register SDMMC_DLENR"] pub type W = crate::W<u32, super::SDMMC_DLENR>; #[doc = "Register SDMMC_DLENR `reset()`'s with value 0"] impl crate::ResetValue for super::SDMMC_DLENR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `DATALENGTH`"] pub type DATALENGTH_R = crate::R<u32, u32>; #[doc = "Write proxy for field `DATALENGTH`"] pub struct DATALENGTH_W<'a> { w: &'a mut W, } impl<'a> DATALENGTH_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u32) -> &'a mut W { self.w.bits = (self.w.bits & !0x01ff_ffff) | ((value as u32) & 0x01ff_ffff); self.w } } impl R { #[doc = "Bits 0:24 - Data length value This register can only be written by firmware when DPSM is inactive (DPSMACT = 0). Number of data bytes to be transferred. When DDR = 1 DATALENGTH is truncated to a multiple of 2. (The last odd byte is not transfered) When DATALENGTH = 0 no data will be transfered, when requested by a CPSMEN and CMDTRANS = 1 also no command will be transfered. DTEN and CPSMEN are cleared to 0."] #[inline(always)] pub fn datalength(&self) -> DATALENGTH_R { DATALENGTH_R::new((self.bits & 0x01ff_ffff) as u32) } } impl W { #[doc = "Bits 0:24 - Data length value This register can only be written by firmware when DPSM is inactive (DPSMACT = 0). Number of data bytes to be transferred. When DDR = 1 DATALENGTH is truncated to a multiple of 2. (The last odd byte is not transfered) When DATALENGTH = 0 no data will be transfered, when requested by a CPSMEN and CMDTRANS = 1 also no command will be transfered. DTEN and CPSMEN are cleared to 0."] #[inline(always)] pub fn datalength(&mut self) -> DATALENGTH_W { DATALENGTH_W { w: self } } }