1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254
#[doc = "Reader of register APB1ENR2"] pub type R = crate::R<u32, super::APB1ENR2>; #[doc = "Writer for register APB1ENR2"] pub type W = crate::W<u32, super::APB1ENR2>; #[doc = "Register APB1ENR2 `reset()`'s with value 0"] impl crate::ResetValue for super::APB1ENR2 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `LPUART1EN`"] pub type LPUART1EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `LPUART1EN`"] pub struct LPUART1EN_W<'a> { w: &'a mut W, } impl<'a> LPUART1EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `I2C4EN`"] pub type I2C4EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `I2C4EN`"] pub struct I2C4EN_W<'a> { w: &'a mut W, } impl<'a> I2C4EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `LPTIM2EN`"] pub type LPTIM2EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `LPTIM2EN`"] pub struct LPTIM2EN_W<'a> { w: &'a mut W, } impl<'a> LPTIM2EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `LPTIM3EN`"] pub type LPTIM3EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `LPTIM3EN`"] pub struct LPTIM3EN_W<'a> { w: &'a mut W, } impl<'a> LPTIM3EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Reader of field `FDCAN1EN`"] pub type FDCAN1EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `FDCAN1EN`"] pub struct FDCAN1EN_W<'a> { w: &'a mut W, } impl<'a> FDCAN1EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `USBFSEN`"] pub type USBFSEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `USBFSEN`"] pub struct USBFSEN_W<'a> { w: &'a mut W, } impl<'a> USBFSEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } #[doc = "Reader of field `UCPD1EN`"] pub type UCPD1EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `UCPD1EN`"] pub struct UCPD1EN_W<'a> { w: &'a mut W, } impl<'a> UCPD1EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } impl R { #[doc = "Bit 0 - Low power UART 1 clock enable"] #[inline(always)] pub fn lpuart1en(&self) -> LPUART1EN_R { LPUART1EN_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - I2C4 clock enable"] #[inline(always)] pub fn i2c4en(&self) -> I2C4EN_R { I2C4EN_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 5 - LPTIM2EN"] #[inline(always)] pub fn lptim2en(&self) -> LPTIM2EN_R { LPTIM2EN_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 6 - LPTIM3EN"] #[inline(always)] pub fn lptim3en(&self) -> LPTIM3EN_R { LPTIM3EN_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 9 - FDCAN1EN"] #[inline(always)] pub fn fdcan1en(&self) -> FDCAN1EN_R { FDCAN1EN_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 21 - USBFSEN"] #[inline(always)] pub fn usbfsen(&self) -> USBFSEN_R { USBFSEN_R::new(((self.bits >> 21) & 0x01) != 0) } #[doc = "Bit 23 - UCPD1EN"] #[inline(always)] pub fn ucpd1en(&self) -> UCPD1EN_R { UCPD1EN_R::new(((self.bits >> 23) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Low power UART 1 clock enable"] #[inline(always)] pub fn lpuart1en(&mut self) -> LPUART1EN_W { LPUART1EN_W { w: self } } #[doc = "Bit 1 - I2C4 clock enable"] #[inline(always)] pub fn i2c4en(&mut self) -> I2C4EN_W { I2C4EN_W { w: self } } #[doc = "Bit 5 - LPTIM2EN"] #[inline(always)] pub fn lptim2en(&mut self) -> LPTIM2EN_W { LPTIM2EN_W { w: self } } #[doc = "Bit 6 - LPTIM3EN"] #[inline(always)] pub fn lptim3en(&mut self) -> LPTIM3EN_W { LPTIM3EN_W { w: self } } #[doc = "Bit 9 - FDCAN1EN"] #[inline(always)] pub fn fdcan1en(&mut self) -> FDCAN1EN_W { FDCAN1EN_W { w: self } } #[doc = "Bit 21 - USBFSEN"] #[inline(always)] pub fn usbfsen(&mut self) -> USBFSEN_W { USBFSEN_W { w: self } } #[doc = "Bit 23 - UCPD1EN"] #[inline(always)] pub fn ucpd1en(&mut self) -> UCPD1EN_W { UCPD1EN_W { w: self } } }