1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132
#[doc = "Reader of register WPABR"] pub type R = crate::R<u32, super::WPABR>; #[doc = "Writer for register WPABR"] pub type W = crate::W<u32, super::WPABR>; #[doc = "Register WPABR `reset()`'s with value 0"] impl crate::ResetValue for super::WPABR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `LM`"] pub type LM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `LM`"] pub struct LM_W<'a> { w: &'a mut W, } impl<'a> LM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `WZL`"] pub type WZL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `WZL`"] pub struct WZL_W<'a> { w: &'a mut W, } impl<'a> WZL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `TACC`"] pub type TACC_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TACC`"] pub struct TACC_W<'a> { w: &'a mut W, } impl<'a> TACC_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0xff << 8)) | (((value as u32) & 0xff) << 8); self.w } } #[doc = "Reader of field `TRWR`"] pub type TRWR_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TRWR`"] pub struct TRWR_W<'a> { w: &'a mut W, } impl<'a> TRWR_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0xff << 16)) | (((value as u32) & 0xff) << 16); self.w } } impl R { #[doc = "Bit 0 - Latency mode"] #[inline(always)] pub fn lm(&self) -> LM_R { LM_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Write zero latency"] #[inline(always)] pub fn wzl(&self) -> WZL_R { WZL_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bits 8:15 - Access time"] #[inline(always)] pub fn tacc(&self) -> TACC_R { TACC_R::new(((self.bits >> 8) & 0xff) as u8) } #[doc = "Bits 16:23 - Read write recovery time"] #[inline(always)] pub fn trwr(&self) -> TRWR_R { TRWR_R::new(((self.bits >> 16) & 0xff) as u8) } } impl W { #[doc = "Bit 0 - Latency mode"] #[inline(always)] pub fn lm(&mut self) -> LM_W { LM_W { w: self } } #[doc = "Bit 1 - Write zero latency"] #[inline(always)] pub fn wzl(&mut self) -> WZL_W { WZL_W { w: self } } #[doc = "Bits 8:15 - Access time"] #[inline(always)] pub fn tacc(&mut self) -> TACC_W { TACC_W { w: self } } #[doc = "Bits 16:23 - Read write recovery time"] #[inline(always)] pub fn trwr(&mut self) -> TRWR_W { TRWR_W { w: self } } }