use core::cmp;
use cast::u32;
use crate::stm32::{rcc, RCC};
use crate::flash::ACR;
use crate::time::Hertz;
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum MsiFreq {
#[doc = "range 0 around 100 kHz"]
RANGE100K = 0,
#[doc = "range 1 around 200 kHz"]
RANGE200K = 1,
#[doc = "range 2 around 400 kHz"]
RANGE400K = 2,
#[doc = "range 3 around 800 kHz"]
RANGE800K = 3,
#[doc = "range 4 around 1 MHz"]
RANGE1M = 4,
#[doc = "range 5 around 2 MHz"]
RANGE2M = 5,
#[doc = "range 6 around 4 MHz"]
RANGE4M = 6,
#[doc = "range 7 around 8 MHz"]
RANGE8M = 7,
#[doc = "range 8 around 16 MHz"]
RANGE16M = 8,
#[doc = "range 9 around 24 MHz"]
RANGE24M = 9,
#[doc = "range 10 around 32 MHz"]
RANGE32M = 10,
#[doc = "range 11 around 48 MHz"]
RANGE48M = 11,
}
pub trait RccExt {
fn constrain(self) -> Rcc;
}
impl RccExt for RCC {
fn constrain(self) -> Rcc {
Rcc {
ahb1: AHB1 { _0: () },
ahb2: AHB2 { _0: () },
ahb3: AHB3 { _0: () },
apb1r1: APB1R1 { _0: () },
apb1r2: APB1R2 { _0: () },
apb2: APB2 { _0: () },
bdcr: BDCR { _0: () },
csr: CSR { _0: () },
crrcr: CRRCR { _0: () },
cfgr: CFGR {
hclk: None,
hsi48: false,
msi: None,
lsi: false,
pclk1: None,
pclk2: None,
sysclk: None,
pllcfg: None,
},
}
}
}
pub struct Rcc {
pub ahb1: AHB1,
pub ahb2: AHB2,
pub ahb3: AHB3,
pub apb1r1: APB1R1,
pub apb1r2: APB1R2,
pub apb2: APB2,
pub cfgr: CFGR,
pub bdcr: BDCR,
pub csr: CSR,
pub crrcr: CRRCR,
}
pub struct CSR {
_0: (),
}
impl CSR {
#[allow(dead_code)]
pub(crate) fn csr(&mut self) -> &rcc::CSR {
unsafe { &(*RCC::ptr()).csr }
}
}
pub struct CRRCR {
_0: (),
}
impl CRRCR {
#[allow(dead_code)]
pub(crate) fn crrcr(&mut self) -> &rcc::CRRCR {
unsafe { &(*RCC::ptr()).crrcr }
}
pub fn is_hsi48_on(&mut self) -> bool {
self.crrcr().read().hsi48on().bit()
}
pub fn is_hsi48_ready(&mut self) -> bool {
self.crrcr().read().hsi48rdy().bit()
}
}
pub struct BDCR {
_0: (),
}
impl BDCR {
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::BDCR {
unsafe { &(*RCC::ptr()).bdcr }
}
}
pub struct AHB1 {
_0: (),
}
impl AHB1 {
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::AHB1ENR {
unsafe { &(*RCC::ptr()).ahb1enr }
}
#[allow(dead_code)]
pub(crate) fn rstr(&mut self) -> &rcc::AHB1RSTR {
unsafe { &(*RCC::ptr()).ahb1rstr }
}
}
pub struct AHB2 {
_0: (),
}
impl AHB2 {
pub(crate) fn enr(&mut self) -> &rcc::AHB2ENR {
unsafe { &(*RCC::ptr()).ahb2enr }
}
pub(crate) fn rstr(&mut self) -> &rcc::AHB2RSTR {
unsafe { &(*RCC::ptr()).ahb2rstr }
}
}
pub struct AHB3 {
_0: (),
}
impl AHB3 {
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::AHB3ENR {
unsafe { &(*RCC::ptr()).ahb3enr }
}
#[allow(dead_code)]
pub(crate) fn rstr(&mut self) -> &rcc::AHB3RSTR {
unsafe { &(*RCC::ptr()).ahb3rstr }
}
}
pub struct APB1R1 {
_0: (),
}
impl APB1R1 {
pub(crate) fn enr(&mut self) -> &rcc::APB1ENR1 {
unsafe { &(*RCC::ptr()).apb1enr1 }
}
pub(crate) fn rstr(&mut self) -> &rcc::APB1RSTR1 {
unsafe { &(*RCC::ptr()).apb1rstr1 }
}
}
pub struct APB1R2 {
_0: (),
}
impl APB1R2 {
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::APB1ENR2 {
unsafe { &(*RCC::ptr()).apb1enr2 }
}
#[allow(dead_code)]
pub(crate) fn rstr(&mut self) -> &rcc::APB1RSTR2 {
unsafe { &(*RCC::ptr()).apb1rstr2 }
}
}
pub struct APB2 {
_0: (),
}
impl APB2 {
pub(crate) fn enr(&mut self) -> &rcc::APB2ENR {
unsafe { &(*RCC::ptr()).apb2enr }
}
pub(crate) fn rstr(&mut self) -> &rcc::APB2RSTR {
unsafe { &(*RCC::ptr()).apb2rstr }
}
}
const HSI: u32 = 16_000_000;
pub struct CFGR {
hclk: Option<u32>,
hsi48: bool,
msi: Option<MsiFreq>,
lsi: bool,
pclk1: Option<u32>,
pclk2: Option<u32>,
sysclk: Option<u32>,
pllcfg: Option<PllConfig>
}
impl CFGR {
pub fn hclk<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.hclk = Some(freq.into().0);
self
}
pub fn hsi48(mut self, on: bool) -> Self
{
self.hsi48 = on;
self
}
pub fn msi(mut self, range: MsiFreq) -> Self
{
self.msi = Some(range);
self
}
pub fn lsi(mut self, on: bool) -> Self
{
self.lsi = on;
self
}
pub fn pclk1<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.pclk1 = Some(freq.into().0);
self
}
pub fn pclk2<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.pclk2 = Some(freq.into().0);
self
}
pub fn sysclk<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.sysclk = Some(freq.into().0);
self
}
pub fn sysclk_with_pll<F>(mut self, freq: F, cfg: PllConfig) -> Self
where
F: Into<Hertz>,
{
self.pllcfg = Some(cfg);
self.sysclk = Some(freq.into().0);
self
}
pub fn freeze(&self, acr: &mut ACR) -> Clocks {
let pllconf = if self.pllcfg.is_none() {
let plln = (2 * self.sysclk.unwrap_or(HSI)) / HSI;
let plln = cmp::min(cmp::max(plln, 2), 16);
if plln == 2 {
None
} else {
let conf = PllConfig {
m: 0b0,
r: 0b0,
n: plln as u8
};
Some(conf)
}
} else {
let conf = self.pllcfg.unwrap();
Some(conf)
};
let sysclk = self.sysclk.unwrap_or(HSI);
assert!(sysclk <= 80_000_000);
let (hpre_bits, hpre_div) = self.hclk
.map(|hclk| match sysclk / hclk {
0 => unreachable!(),
1 => (0b0000, 1),
2 => (0b1000, 2),
3...5 => (0b1001, 4),
6...11 => (0b1010, 8),
12...39 => (0b1011, 16),
40...95 => (0b1100, 64),
96...191 => (0b1101, 128),
192...383 => (0b1110, 256),
_ => (0b1111, 512),
})
.unwrap_or((0b0000, 1));
let hclk = sysclk / hpre_div;
assert!(hclk <= sysclk);
let (ppre1_bits, ppre1) = self.pclk1
.map(|pclk1| match hclk / pclk1 {
0 => unreachable!(),
1 => (0b000, 1),
2 => (0b100, 2),
3...5 => (0b101, 4),
6...11 => (0b110, 8),
_ => (0b111, 16)
})
.unwrap_or((0b000, 1));
let pclk1 = hclk / u32(ppre1);
assert!(pclk1 <= sysclk);
let (ppre2_bits, ppre2) = self.pclk2
.map(|pclk2| match hclk / pclk2 {
0 => unreachable!(),
1 => (0b000, 1),
2 => (0b100, 2),
3...5 => (0b101, 4),
6...11 => (0b110, 8),
_ => (0b111, 16)
})
.unwrap_or((0b000, 1));
let pclk2 = hclk / u32(ppre2);
assert!(pclk2 <= sysclk);
unsafe {
acr.acr().write(|w| {
w.latency().bits(if sysclk <= 24_000_000 {
0b000
} else if sysclk <= 48_000_000 {
0b001
} else {
0b010
})
})
}
let rcc = unsafe { &*RCC::ptr() };
let sysclk_src_bits;
if let Some(pllconf) = pllconf {
sysclk_src_bits = 0b11;
rcc.cr.modify(|_, w| w.pllon().clear_bit());
while rcc.cr.read().pllrdy().bit_is_set() {}
let pllsrc_bits = 0b10;
rcc.cr.write(|w| w.hsion().set_bit());
while rcc.cr.read().hsirdy().bit_is_clear() {}
rcc.pllcfgr
.modify(|_, w| unsafe {
w.pllsrc()
.bits(pllsrc_bits)
.pllm().bits(pllconf.m)
.pllr().bits(pllconf.r)
.plln().bits(pllconf.n)
});
rcc.cr.modify(|_, w| w.pllon().set_bit());
while rcc.cr.read().pllrdy().bit_is_clear() {}
rcc.pllcfgr.modify(|_, w| w.pllren().set_bit());
rcc.cfgr.modify(|_, w| unsafe {
w.ppre2()
.bits(ppre2_bits)
.ppre1()
.bits(ppre1_bits)
.hpre()
.bits(hpre_bits)
.sw()
.bits(sysclk_src_bits)
});
} else {
sysclk_src_bits = 0b01;
rcc.cr.write(|w| w.hsion().set_bit());
while rcc.cr.read().hsirdy().bit_is_clear() {}
rcc.cfgr.write(|w| unsafe {
w.ppre2()
.bits(ppre2_bits)
.ppre1()
.bits(ppre1_bits)
.hpre()
.bits(hpre_bits)
.sw()
.bits(sysclk_src_bits)
});
}
while rcc.cfgr.read().sws().bits() != sysclk_src_bits {}
if self.lsi {
rcc.csr.modify(|_, w| w.lsion().set_bit());
while rcc.csr.read().lsirdy().bit_is_clear() {}
}
if let Some(msi) = self.msi {
unsafe { rcc.cr.modify(|_, w| w.msirange().bits(msi as u8).msirgsel().set_bit().msion().set_bit() )};
while rcc.cr.read().msirdy().bit_is_clear() {}
}
{
if self.hsi48 {
rcc.crrcr.modify(|_, w| w.hsi48on().set_bit());
while rcc.crrcr.read().hsi48rdy().bit_is_clear() {}
}
}
if let Some(MsiFreq::RANGE48M) = self.msi {
unsafe { rcc.ccipr.modify(|_, w| w.clk48sel().bits(MsiFreq::RANGE48M as u8)) };
}
Clocks {
hclk: Hertz(hclk),
lsi: self.lsi,
msi: self.msi,
hsi48: self.hsi48,
pclk1: Hertz(pclk1),
pclk2: Hertz(pclk2),
ppre1: ppre1,
ppre2: ppre2,
sysclk: Hertz(sysclk),
}
}
}
#[derive(Clone, Copy)]
pub struct PllConfig {
pub m: u8,
pub n: u8,
pub r: u8,
}
#[derive(Clone, Copy, Debug)]
pub struct Clocks {
hclk: Hertz,
hsi48: bool,
msi: Option<MsiFreq>,
lsi: bool,
pclk1: Hertz,
pclk2: Hertz,
#[allow(dead_code)]
ppre1: u8,
ppre2: u8,
sysclk: Hertz,
}
impl Clocks {
pub fn hclk(&self) -> Hertz {
self.hclk
}
pub fn hsi48(&self) -> bool {
self.hsi48
}
pub fn msi(&self) -> Option<MsiFreq> {
self.msi
}
pub fn lsi(&self) -> bool {
self.lsi
}
pub fn pclk1(&self) -> Hertz {
self.pclk1
}
pub fn pclk2(&self) -> Hertz {
self.pclk2
}
#[allow(dead_code)]
pub(crate) fn ppre1(&self) -> u8 {
self.ppre1
}
#[allow(dead_code)]
pub(crate) fn ppre2(&self) -> u8 {
self.ppre2
}
pub fn sysclk(&self) -> Hertz {
self.sysclk
}
}