1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
use core::cmp;
use cast::u32;
use stm32l4::stm32l4x2::{rcc, RCC};
use flash::ACR;
use time::Hertz;
pub trait RccExt {
fn constrain(self) -> Rcc;
}
impl RccExt for RCC {
fn constrain(self) -> Rcc {
Rcc {
ahb1: AHB1 { _0: () },
ahb2: AHB2 { _0: () },
ahb3: AHB3 { _0: () },
apb1r1: APB1R1 { _0: () },
apb1r2: APB1R2 { _0: () },
apb2: APB2 { _0: () },
bdcr: BDCR { _0: () },
csr: CSR { _0: () },
cfgr: CFGR {
hclk: None,
pclk1: None,
pclk2: None,
sysclk: None,
pllcfg: None,
},
}
}
}
pub struct Rcc {
pub ahb1: AHB1,
pub ahb2: AHB2,
pub ahb3: AHB3,
pub apb1r1: APB1R1,
pub apb1r2: APB1R2,
pub apb2: APB2,
pub cfgr: CFGR,
pub bdcr: BDCR,
pub csr: CSR,
}
pub struct CSR {
_0: (),
}
impl CSR {
#[allow(dead_code)]
pub(crate) fn csr(&mut self) -> &rcc::CSR {
unsafe { &(*RCC::ptr()).csr }
}
}
pub struct BDCR {
_0: (),
}
impl BDCR {
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::BDCR {
unsafe { &(*RCC::ptr()).bdcr }
}
}
pub struct AHB1 {
_0: (),
}
impl AHB1 {
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::AHB1ENR {
unsafe { &(*RCC::ptr()).ahb1enr }
}
#[allow(dead_code)]
pub(crate) fn rstr(&mut self) -> &rcc::AHB1RSTR {
unsafe { &(*RCC::ptr()).ahb1rstr }
}
}
pub struct AHB2 {
_0: (),
}
impl AHB2 {
pub(crate) fn enr(&mut self) -> &rcc::AHB2ENR {
unsafe { &(*RCC::ptr()).ahb2enr }
}
pub(crate) fn rstr(&mut self) -> &rcc::AHB2RSTR {
unsafe { &(*RCC::ptr()).ahb2rstr }
}
}
pub struct AHB3 {
_0: (),
}
impl AHB3 {
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::AHB3ENR {
unsafe { &(*RCC::ptr()).ahb3enr }
}
#[allow(dead_code)]
pub(crate) fn rstr(&mut self) -> &rcc::AHB3RSTR {
unsafe { &(*RCC::ptr()).ahb3rstr }
}
}
pub struct APB1R1 {
_0: (),
}
impl APB1R1 {
pub(crate) fn enr(&mut self) -> &rcc::APB1ENR1 {
unsafe { &(*RCC::ptr()).apb1enr1 }
}
pub(crate) fn rstr(&mut self) -> &rcc::APB1RSTR1 {
unsafe { &(*RCC::ptr()).apb1rstr1 }
}
}
pub struct APB1R2 {
_0: (),
}
impl APB1R2 {
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::APB1ENR2 {
unsafe { &(*RCC::ptr()).apb1enr2 }
}
#[allow(dead_code)]
pub(crate) fn rstr(&mut self) -> &rcc::APB1RSTR2 {
unsafe { &(*RCC::ptr()).apb1rstr2 }
}
}
pub struct APB2 {
_0: (),
}
impl APB2 {
pub(crate) fn enr(&mut self) -> &rcc::APB2ENR {
unsafe { &(*RCC::ptr()).apb2enr }
}
pub(crate) fn rstr(&mut self) -> &rcc::APB2RSTR {
unsafe { &(*RCC::ptr()).apb2rstr }
}
}
const HSI: u32 = 16_000_000; pub struct CFGR {
hclk: Option<u32>,
pclk1: Option<u32>,
pclk2: Option<u32>,
sysclk: Option<u32>,
pllcfg: Option<PllConfig>
}
impl CFGR {
pub fn hclk<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.hclk = Some(freq.into().0);
self
}
pub fn pclk1<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.pclk1 = Some(freq.into().0);
self
}
pub fn pclk2<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.pclk2 = Some(freq.into().0);
self
}
pub fn sysclk<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.sysclk = Some(freq.into().0);
self
}
pub fn sysclk_with_pll<F>(mut self, freq: F, cfg: PllConfig) -> Self
where
F: Into<Hertz>,
{
self.pllcfg = Some(cfg);
self.sysclk = Some(freq.into().0);
self
}
pub fn freeze(self, acr: &mut ACR) -> Clocks {
let pllconf = if self.pllcfg.is_none() {
let plln = (2 * self.sysclk.unwrap_or(HSI)) / HSI;
let plln = cmp::min(cmp::max(plln, 2), 16);
if plln == 2 {
None
} else {
let conf = PllConfig {
m: 0b0,
r: 0b0,
n: plln as u8
};
Some(conf)
}
} else {
let conf = self.pllcfg.unwrap();
Some(conf)
};
let sysclk = self.sysclk.unwrap_or(HSI);
assert!(sysclk <= 80_000_000);
let hpre_bits = self.hclk
.map(|hclk| match sysclk / hclk {
0 => unreachable!(),
1 => 0b0000,
2 => 0b1000,
3...5 => 0b1001,
6...11 => 0b1010,
12...39 => 0b1011,
40...95 => 0b1100,
96...191 => 0b1101,
192...383 => 0b1110,
_ => 0b1111,
})
.unwrap_or(0b0000);
let hclk = sysclk / (1 << (hpre_bits));
assert!(hclk <= sysclk);
let ppre1_bits = self.pclk1
.map(|pclk1| match hclk / pclk1 {
0 => unreachable!(),
1 => 0b000,
2 => 0b100,
3...5 => 0b101,
6...11 => 0b110,
_ => 0b111,
})
.unwrap_or(0b000);
let ppre1 = 1 << (ppre1_bits);
let pclk1 = hclk / u32(ppre1);
assert!(pclk1 <= sysclk);
let ppre2_bits = self.pclk2
.map(|pclk2| match hclk / pclk2 {
0 => unreachable!(),
1 => 0b000,
2 => 0b100,
3...5 => 0b101,
6...11 => 0b110,
_ => 0b111,
})
.unwrap_or(0b000);
let ppre2 = 1 << (ppre2_bits);
let pclk2 = hclk / u32(ppre2);
assert!(pclk2 <= sysclk);
unsafe {
acr.acr().write(|w| {
w.latency().bits(if sysclk <= 24_000_000 {
0b000
} else if sysclk <= 48_000_000 {
0b001
} else {
0b010
})
})
}
let rcc = unsafe { &*RCC::ptr() };
let sysclk_src_bits;
if let Some(pllconf) = pllconf {
sysclk_src_bits = 0b11;
rcc.cr.modify(|_, w| w.pllon().clear_bit());
while rcc.cr.read().pllrdy().bit_is_set() {}
let pllsrc_bits = 0b10; rcc.cr.write(|w| w.hsion().set_bit());
while rcc.cr.read().hsirdy().bit_is_clear() {}
rcc.pllcfgr
.modify(|_, w| unsafe {
w.pllsrc()
.bits(pllsrc_bits)
.pllm().bits(pllconf.m)
.pllr().bits(pllconf.r)
.plln().bits(pllconf.n)
});
rcc.cr.modify(|_, w| w.pllon().set_bit());
while rcc.cr.read().pllrdy().bit_is_clear() {}
rcc.pllcfgr.modify(|_, w| w.pllren().set_bit());
rcc.cfgr.modify(|_, w| unsafe {
w.ppre2()
.bits(ppre2_bits)
.ppre1()
.bits(ppre1_bits)
.hpre()
.bits(hpre_bits)
.sw()
.bits(sysclk_src_bits)
});
} else {
sysclk_src_bits = 0b01;
rcc.cr.write(|w| w.hsion().set_bit());
while rcc.cr.read().hsirdy().bit_is_clear() {}
rcc.cfgr.write(|w| unsafe {
w.ppre2()
.bits(ppre2_bits)
.ppre1()
.bits(ppre1_bits)
.hpre()
.bits(hpre_bits)
.sw()
.bits(sysclk_src_bits)
});
}
while rcc.cfgr.read().sws().bits() != sysclk_src_bits {}
rcc.csr.modify(|_, w| {
w.lsion().set_bit()
});
while rcc.csr.read().lsirdy().bit_is_clear() {}
Clocks {
hclk: Hertz(hclk),
pclk1: Hertz(pclk1),
pclk2: Hertz(pclk2),
ppre1,
ppre2,
sysclk: Hertz(sysclk),
}
}
}
#[derive(Clone, Copy)]
pub struct PllConfig {
pub m: u8,
pub n: u8,
pub r: u8,
}
#[derive(Clone, Copy)]
pub struct Clocks {
hclk: Hertz,
pclk1: Hertz,
pclk2: Hertz,
#[allow(dead_code)]
ppre1: u8,
ppre2: u8,
sysclk: Hertz,
}
impl Clocks {
pub fn hclk(&self) -> Hertz {
self.hclk
}
pub fn pclk1(&self) -> Hertz {
self.pclk1
}
pub fn pclk2(&self) -> Hertz {
self.pclk2
}
#[allow(dead_code)]
pub(crate) fn ppre1(&self) -> u8 {
self.ppre1
}
#[allow(dead_code)]
pub(crate) fn ppre2(&self) -> u8 {
self.ppre2
}
pub fn sysclk(&self) -> Hertz {
self.sysclk
}
}