1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
#[doc = "Register `BWTR%s` reader"]
pub struct R(crate::R<BWTR_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<BWTR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<BWTR_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<BWTR_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `BWTR%s` writer"]
pub struct W(crate::W<BWTR_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<BWTR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<BWTR_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<BWTR_SPEC>) -> Self {
W(writer)
}
}
#[doc = "ACCMOD\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum ACCMOD_A {
#[doc = "0: Access mode A"]
A = 0,
#[doc = "1: Access mode B"]
B = 1,
#[doc = "2: Access mode C"]
C = 2,
#[doc = "3: Access mode D"]
D = 3,
}
impl From<ACCMOD_A> for u8 {
#[inline(always)]
fn from(variant: ACCMOD_A) -> Self {
variant as _
}
}
#[doc = "Field `ACCMOD` reader - ACCMOD"]
pub type ACCMOD_R = crate::FieldReader<u8, ACCMOD_A>;
impl ACCMOD_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> ACCMOD_A {
match self.bits {
0 => ACCMOD_A::A,
1 => ACCMOD_A::B,
2 => ACCMOD_A::C,
3 => ACCMOD_A::D,
_ => unreachable!(),
}
}
#[doc = "Checks if the value of the field is `A`"]
#[inline(always)]
pub fn is_a(&self) -> bool {
*self == ACCMOD_A::A
}
#[doc = "Checks if the value of the field is `B`"]
#[inline(always)]
pub fn is_b(&self) -> bool {
*self == ACCMOD_A::B
}
#[doc = "Checks if the value of the field is `C`"]
#[inline(always)]
pub fn is_c(&self) -> bool {
*self == ACCMOD_A::C
}
#[doc = "Checks if the value of the field is `D`"]
#[inline(always)]
pub fn is_d(&self) -> bool {
*self == ACCMOD_A::D
}
}
#[doc = "Field `ACCMOD` writer - ACCMOD"]
pub type ACCMOD_W<'a, const O: u8> = crate::FieldWriterSafe<'a, u32, BWTR_SPEC, u8, ACCMOD_A, 2, O>;
impl<'a, const O: u8> ACCMOD_W<'a, O> {
#[doc = "Access mode A"]
#[inline(always)]
pub fn a(self) -> &'a mut W {
self.variant(ACCMOD_A::A)
}
#[doc = "Access mode B"]
#[inline(always)]
pub fn b(self) -> &'a mut W {
self.variant(ACCMOD_A::B)
}
#[doc = "Access mode C"]
#[inline(always)]
pub fn c(self) -> &'a mut W {
self.variant(ACCMOD_A::C)
}
#[doc = "Access mode D"]
#[inline(always)]
pub fn d(self) -> &'a mut W {
self.variant(ACCMOD_A::D)
}
}
#[doc = "Field `DATLAT` reader - DATLAT"]
pub type DATLAT_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DATLAT` writer - DATLAT"]
pub type DATLAT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, BWTR_SPEC, u8, u8, 4, O>;
#[doc = "Field `CLKDIV` reader - CLKDIV"]
pub type CLKDIV_R = crate::FieldReader<u8, u8>;
#[doc = "Field `CLKDIV` writer - CLKDIV"]
pub type CLKDIV_W<'a, const O: u8> = crate::FieldWriter<'a, u32, BWTR_SPEC, u8, u8, 4, O>;
#[doc = "Field `DATAST` reader - DATAST"]
pub type DATAST_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DATAST` writer - DATAST"]
pub type DATAST_W<'a, const O: u8> = crate::FieldWriter<'a, u32, BWTR_SPEC, u8, u8, 8, O>;
#[doc = "Field `ADDHLD` reader - ADDHLD"]
pub type ADDHLD_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ADDHLD` writer - ADDHLD"]
pub type ADDHLD_W<'a, const O: u8> = crate::FieldWriter<'a, u32, BWTR_SPEC, u8, u8, 4, O>;
#[doc = "Field `ADDSET` reader - ADDSET"]
pub type ADDSET_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ADDSET` writer - ADDSET"]
pub type ADDSET_W<'a, const O: u8> = crate::FieldWriterSafe<'a, u32, BWTR_SPEC, u8, u8, 4, O>;
#[doc = "Field `BUSTURN` reader - Bus turnaround phase duration"]
pub type BUSTURN_R = crate::FieldReader<u8, u8>;
#[doc = "Field `BUSTURN` writer - Bus turnaround phase duration"]
pub type BUSTURN_W<'a, const O: u8> = crate::FieldWriterSafe<'a, u32, BWTR_SPEC, u8, u8, 4, O>;
impl R {
#[doc = "Bits 28:29 - ACCMOD"]
#[inline(always)]
pub fn accmod(&self) -> ACCMOD_R {
ACCMOD_R::new(((self.bits >> 28) & 3) as u8)
}
#[doc = "Bits 24:27 - DATLAT"]
#[inline(always)]
pub fn datlat(&self) -> DATLAT_R {
DATLAT_R::new(((self.bits >> 24) & 0x0f) as u8)
}
#[doc = "Bits 20:23 - CLKDIV"]
#[inline(always)]
pub fn clkdiv(&self) -> CLKDIV_R {
CLKDIV_R::new(((self.bits >> 20) & 0x0f) as u8)
}
#[doc = "Bits 8:15 - DATAST"]
#[inline(always)]
pub fn datast(&self) -> DATAST_R {
DATAST_R::new(((self.bits >> 8) & 0xff) as u8)
}
#[doc = "Bits 4:7 - ADDHLD"]
#[inline(always)]
pub fn addhld(&self) -> ADDHLD_R {
ADDHLD_R::new(((self.bits >> 4) & 0x0f) as u8)
}
#[doc = "Bits 0:3 - ADDSET"]
#[inline(always)]
pub fn addset(&self) -> ADDSET_R {
ADDSET_R::new((self.bits & 0x0f) as u8)
}
#[doc = "Bits 16:19 - Bus turnaround phase duration"]
#[inline(always)]
pub fn busturn(&self) -> BUSTURN_R {
BUSTURN_R::new(((self.bits >> 16) & 0x0f) as u8)
}
}
impl W {
#[doc = "Bits 28:29 - ACCMOD"]
#[inline(always)]
pub fn accmod(&mut self) -> ACCMOD_W<28> {
ACCMOD_W::new(self)
}
#[doc = "Bits 24:27 - DATLAT"]
#[inline(always)]
pub fn datlat(&mut self) -> DATLAT_W<24> {
DATLAT_W::new(self)
}
#[doc = "Bits 20:23 - CLKDIV"]
#[inline(always)]
pub fn clkdiv(&mut self) -> CLKDIV_W<20> {
CLKDIV_W::new(self)
}
#[doc = "Bits 8:15 - DATAST"]
#[inline(always)]
pub fn datast(&mut self) -> DATAST_W<8> {
DATAST_W::new(self)
}
#[doc = "Bits 4:7 - ADDHLD"]
#[inline(always)]
pub fn addhld(&mut self) -> ADDHLD_W<4> {
ADDHLD_W::new(self)
}
#[doc = "Bits 0:3 - ADDSET"]
#[inline(always)]
pub fn addset(&mut self) -> ADDSET_W<0> {
ADDSET_W::new(self)
}
#[doc = "Bits 16:19 - Bus turnaround phase duration"]
#[inline(always)]
pub fn busturn(&mut self) -> BUSTURN_W<16> {
BUSTURN_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "SRAM/NOR-Flash write timing registers 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [bwtr](index.html) module"]
pub struct BWTR_SPEC;
impl crate::RegisterSpec for BWTR_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [bwtr::R](R) reader structure"]
impl crate::Readable for BWTR_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [bwtr::W](W) writer structure"]
impl crate::Writable for BWTR_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets BWTR%s to value 0x0fff_ffff"]
impl crate::Resettable for BWTR_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0x0fff_ffff
}
}
