1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
#[doc = "Register `OR` reader"]
pub struct R(crate::R<OR_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<OR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<OR_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<OR_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `OR` writer"]
pub struct W(crate::W<OR_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<OR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<OR_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<OR_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Timer22 ETR remap\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum ETR_RMP_A {
#[doc = "0: TIM2x ETR input connected to GPIO"]
Gpio = 0,
#[doc = "1: TIM2x ETR input connected to COMP2_OUT"]
Comp2Out = 1,
#[doc = "2: TIM2x ETR input connected to COMP1_OUT"]
Comp1Out = 2,
#[doc = "3: TIM2x ETR input connected to LSE clock"]
Lse = 3,
}
impl From<ETR_RMP_A> for u8 {
#[inline(always)]
fn from(variant: ETR_RMP_A) -> Self {
variant as _
}
}
#[doc = "Field `ETR_RMP` reader - Timer22 ETR remap"]
pub type ETR_RMP_R = crate::FieldReader<u8, ETR_RMP_A>;
impl ETR_RMP_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> ETR_RMP_A {
match self.bits {
0 => ETR_RMP_A::Gpio,
1 => ETR_RMP_A::Comp2Out,
2 => ETR_RMP_A::Comp1Out,
3 => ETR_RMP_A::Lse,
_ => unreachable!(),
}
}
#[doc = "Checks if the value of the field is `Gpio`"]
#[inline(always)]
pub fn is_gpio(&self) -> bool {
*self == ETR_RMP_A::Gpio
}
#[doc = "Checks if the value of the field is `Comp2Out`"]
#[inline(always)]
pub fn is_comp2_out(&self) -> bool {
*self == ETR_RMP_A::Comp2Out
}
#[doc = "Checks if the value of the field is `Comp1Out`"]
#[inline(always)]
pub fn is_comp1_out(&self) -> bool {
*self == ETR_RMP_A::Comp1Out
}
#[doc = "Checks if the value of the field is `Lse`"]
#[inline(always)]
pub fn is_lse(&self) -> bool {
*self == ETR_RMP_A::Lse
}
}
#[doc = "Field `ETR_RMP` writer - Timer22 ETR remap"]
pub type ETR_RMP_W<'a, const O: u8> = crate::FieldWriterSafe<'a, u32, OR_SPEC, u8, ETR_RMP_A, 2, O>;
impl<'a, const O: u8> ETR_RMP_W<'a, O> {
#[doc = "TIM2x ETR input connected to GPIO"]
#[inline(always)]
pub fn gpio(self) -> &'a mut W {
self.variant(ETR_RMP_A::Gpio)
}
#[doc = "TIM2x ETR input connected to COMP2_OUT"]
#[inline(always)]
pub fn comp2_out(self) -> &'a mut W {
self.variant(ETR_RMP_A::Comp2Out)
}
#[doc = "TIM2x ETR input connected to COMP1_OUT"]
#[inline(always)]
pub fn comp1_out(self) -> &'a mut W {
self.variant(ETR_RMP_A::Comp1Out)
}
#[doc = "TIM2x ETR input connected to LSE clock"]
#[inline(always)]
pub fn lse(self) -> &'a mut W {
self.variant(ETR_RMP_A::Lse)
}
}
#[doc = "Timer22 TI1\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum TI1_RMP_A {
#[doc = "0: TIM2x TI1 input connected to GPIO"]
Gpio = 0,
#[doc = "1: TIM2x TI1 input connected to COMP2_OUT"]
Comp2Out = 1,
#[doc = "2: TIM2x TI1 input connected to COMP1_OUT"]
Comp1Out = 2,
}
impl From<TI1_RMP_A> for u8 {
#[inline(always)]
fn from(variant: TI1_RMP_A) -> Self {
variant as _
}
}
#[doc = "Field `TI1_RMP` reader - Timer22 TI1"]
pub type TI1_RMP_R = crate::FieldReader<u8, TI1_RMP_A>;
impl TI1_RMP_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> Option<TI1_RMP_A> {
match self.bits {
0 => Some(TI1_RMP_A::Gpio),
1 => Some(TI1_RMP_A::Comp2Out),
2 => Some(TI1_RMP_A::Comp1Out),
_ => None,
}
}
#[doc = "Checks if the value of the field is `Gpio`"]
#[inline(always)]
pub fn is_gpio(&self) -> bool {
*self == TI1_RMP_A::Gpio
}
#[doc = "Checks if the value of the field is `Comp2Out`"]
#[inline(always)]
pub fn is_comp2_out(&self) -> bool {
*self == TI1_RMP_A::Comp2Out
}
#[doc = "Checks if the value of the field is `Comp1Out`"]
#[inline(always)]
pub fn is_comp1_out(&self) -> bool {
*self == TI1_RMP_A::Comp1Out
}
}
#[doc = "Field `TI1_RMP` writer - Timer22 TI1"]
pub type TI1_RMP_W<'a, const O: u8> = crate::FieldWriter<'a, u32, OR_SPEC, u8, TI1_RMP_A, 2, O>;
impl<'a, const O: u8> TI1_RMP_W<'a, O> {
#[doc = "TIM2x TI1 input connected to GPIO"]
#[inline(always)]
pub fn gpio(self) -> &'a mut W {
self.variant(TI1_RMP_A::Gpio)
}
#[doc = "TIM2x TI1 input connected to COMP2_OUT"]
#[inline(always)]
pub fn comp2_out(self) -> &'a mut W {
self.variant(TI1_RMP_A::Comp2Out)
}
#[doc = "TIM2x TI1 input connected to COMP1_OUT"]
#[inline(always)]
pub fn comp1_out(self) -> &'a mut W {
self.variant(TI1_RMP_A::Comp1Out)
}
}
impl R {
#[doc = "Bits 0:1 - Timer22 ETR remap"]
#[inline(always)]
pub fn etr_rmp(&self) -> ETR_RMP_R {
ETR_RMP_R::new((self.bits & 3) as u8)
}
#[doc = "Bits 2:3 - Timer22 TI1"]
#[inline(always)]
pub fn ti1_rmp(&self) -> TI1_RMP_R {
TI1_RMP_R::new(((self.bits >> 2) & 3) as u8)
}
}
impl W {
#[doc = "Bits 0:1 - Timer22 ETR remap"]
#[inline(always)]
pub fn etr_rmp(&mut self) -> ETR_RMP_W<0> {
ETR_RMP_W::new(self)
}
#[doc = "Bits 2:3 - Timer22 TI1"]
#[inline(always)]
pub fn ti1_rmp(&mut self) -> TI1_RMP_W<2> {
TI1_RMP_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "TIM22 option register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [or](index.html) module"]
pub struct OR_SPEC;
impl crate::RegisterSpec for OR_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [or::R](R) reader structure"]
impl crate::Readable for OR_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [or::W](W) writer structure"]
impl crate::Writable for OR_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets OR to value 0"]
impl crate::Resettable for OR_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}
