1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206

#[doc = "Register `IOPENR` reader"]
pub struct R(crate::R<IOPENR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<IOPENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<IOPENR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<IOPENR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `IOPENR` writer"]
pub struct W(crate::W<IOPENR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<IOPENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<IOPENR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<IOPENR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "I/O port H clock enable bit"]
pub use IOPAEN_A as IOPHEN_A;
#[doc = "I/O port D clock enable bit"]
pub use IOPAEN_A as IOPDEN_A;
#[doc = "IO port A clock enable bit"]
pub use IOPAEN_A as IOPCEN_A;
#[doc = "IO port B clock enable bit"]
pub use IOPAEN_A as IOPBEN_A;
#[doc = "Field `IOPHEN` reader - I/O port H clock enable bit"]
pub use IOPAEN_R as IOPHEN_R;
#[doc = "Field `IOPDEN` reader - I/O port D clock enable bit"]
pub use IOPAEN_R as IOPDEN_R;
#[doc = "Field `IOPCEN` reader - IO port A clock enable bit"]
pub use IOPAEN_R as IOPCEN_R;
#[doc = "Field `IOPBEN` reader - IO port B clock enable bit"]
pub use IOPAEN_R as IOPBEN_R;
#[doc = "Field `IOPHEN` writer - I/O port H clock enable bit"]
pub use IOPAEN_W as IOPHEN_W;
#[doc = "Field `IOPDEN` writer - I/O port D clock enable bit"]
pub use IOPAEN_W as IOPDEN_W;
#[doc = "Field `IOPCEN` writer - IO port A clock enable bit"]
pub use IOPAEN_W as IOPCEN_W;
#[doc = "Field `IOPBEN` writer - IO port B clock enable bit"]
pub use IOPAEN_W as IOPBEN_W;
#[doc = "IO port A clock enable bit\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum IOPAEN_A {
    #[doc = "0: Port clock disabled"]
    Disabled = 0,
    #[doc = "1: Port clock enabled"]
    Enabled = 1,
}
impl From<IOPAEN_A> for bool {
    #[inline(always)]
    fn from(variant: IOPAEN_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `IOPAEN` reader - IO port A clock enable bit"]
pub type IOPAEN_R = crate::BitReader<IOPAEN_A>;
impl IOPAEN_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> IOPAEN_A {
        match self.bits {
            false => IOPAEN_A::Disabled,
            true => IOPAEN_A::Enabled,
        }
    }
    #[doc = "Checks if the value of the field is `Disabled`"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == IOPAEN_A::Disabled
    }
    #[doc = "Checks if the value of the field is `Enabled`"]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == IOPAEN_A::Enabled
    }
}
#[doc = "Field `IOPAEN` writer - IO port A clock enable bit"]
pub type IOPAEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, IOPENR_SPEC, IOPAEN_A, O>;
impl<'a, const O: u8> IOPAEN_W<'a, O> {
    #[doc = "Port clock disabled"]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut W {
        self.variant(IOPAEN_A::Disabled)
    }
    #[doc = "Port clock enabled"]
    #[inline(always)]
    pub fn enabled(self) -> &'a mut W {
        self.variant(IOPAEN_A::Enabled)
    }
}
#[doc = "IO port E clock enable bit"]
pub use IOPAEN_A as IOPEEN_A;
#[doc = "Field `IOPEEN` reader - IO port E clock enable bit"]
pub use IOPAEN_R as IOPEEN_R;
#[doc = "Field `IOPEEN` writer - IO port E clock enable bit"]
pub use IOPAEN_W as IOPEEN_W;
impl R {
    #[doc = "Bit 7 - I/O port H clock enable bit"]
    #[inline(always)]
    pub fn iophen(&self) -> IOPHEN_R {
        IOPHEN_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 3 - I/O port D clock enable bit"]
    #[inline(always)]
    pub fn iopden(&self) -> IOPDEN_R {
        IOPDEN_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 2 - IO port A clock enable bit"]
    #[inline(always)]
    pub fn iopcen(&self) -> IOPCEN_R {
        IOPCEN_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 1 - IO port B clock enable bit"]
    #[inline(always)]
    pub fn iopben(&self) -> IOPBEN_R {
        IOPBEN_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 0 - IO port A clock enable bit"]
    #[inline(always)]
    pub fn iopaen(&self) -> IOPAEN_R {
        IOPAEN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 4 - IO port E clock enable bit"]
    #[inline(always)]
    pub fn iopeen(&self) -> IOPEEN_R {
        IOPEEN_R::new(((self.bits >> 4) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 7 - I/O port H clock enable bit"]
    #[inline(always)]
    pub fn iophen(&mut self) -> IOPHEN_W<7> {
        IOPHEN_W::new(self)
    }
    #[doc = "Bit 3 - I/O port D clock enable bit"]
    #[inline(always)]
    pub fn iopden(&mut self) -> IOPDEN_W<3> {
        IOPDEN_W::new(self)
    }
    #[doc = "Bit 2 - IO port A clock enable bit"]
    #[inline(always)]
    pub fn iopcen(&mut self) -> IOPCEN_W<2> {
        IOPCEN_W::new(self)
    }
    #[doc = "Bit 1 - IO port B clock enable bit"]
    #[inline(always)]
    pub fn iopben(&mut self) -> IOPBEN_W<1> {
        IOPBEN_W::new(self)
    }
    #[doc = "Bit 0 - IO port A clock enable bit"]
    #[inline(always)]
    pub fn iopaen(&mut self) -> IOPAEN_W<0> {
        IOPAEN_W::new(self)
    }
    #[doc = "Bit 4 - IO port E clock enable bit"]
    #[inline(always)]
    pub fn iopeen(&mut self) -> IOPEEN_W<4> {
        IOPEEN_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "GPIO clock enable register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [iopenr](index.html) module"]
pub struct IOPENR_SPEC;
impl crate::RegisterSpec for IOPENR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [iopenr::R](R) reader structure"]
impl crate::Readable for IOPENR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [iopenr::W](W) writer structure"]
impl crate::Writable for IOPENR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets IOPENR to value 0"]
impl crate::Resettable for IOPENR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}