1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
#[doc = "Register `MODER` reader"]
pub struct R(crate::R<MODER_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<MODER_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<MODER_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<MODER_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `MODER` writer"]
pub struct W(crate::W<MODER_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<MODER_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<MODER_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<MODER_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE15_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE14_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE13_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE12_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE11_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE10_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE9_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE8_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE7_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE6_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE5_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE4_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE3_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE2_A;
#[doc = "Port x configuration bits (y = 0..15)"]
pub use MODE0_A as MODE1_A;
#[doc = "Field `MODE15` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE15_R;
#[doc = "Field `MODE14` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE14_R;
#[doc = "Field `MODE13` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE13_R;
#[doc = "Field `MODE12` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE12_R;
#[doc = "Field `MODE11` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE11_R;
#[doc = "Field `MODE10` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE10_R;
#[doc = "Field `MODE9` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE9_R;
#[doc = "Field `MODE8` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE8_R;
#[doc = "Field `MODE7` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE7_R;
#[doc = "Field `MODE6` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE6_R;
#[doc = "Field `MODE5` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE5_R;
#[doc = "Field `MODE4` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE4_R;
#[doc = "Field `MODE3` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE3_R;
#[doc = "Field `MODE2` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE2_R;
#[doc = "Field `MODE1` reader - Port x configuration bits (y = 0..15)"]
pub use MODE0_R as MODE1_R;
#[doc = "Field `MODE15` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE15_W;
#[doc = "Field `MODE14` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE14_W;
#[doc = "Field `MODE13` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE13_W;
#[doc = "Field `MODE12` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE12_W;
#[doc = "Field `MODE11` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE11_W;
#[doc = "Field `MODE10` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE10_W;
#[doc = "Field `MODE9` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE9_W;
#[doc = "Field `MODE8` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE8_W;
#[doc = "Field `MODE7` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE7_W;
#[doc = "Field `MODE6` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE6_W;
#[doc = "Field `MODE5` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE5_W;
#[doc = "Field `MODE4` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE4_W;
#[doc = "Field `MODE3` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE3_W;
#[doc = "Field `MODE2` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE2_W;
#[doc = "Field `MODE1` writer - Port x configuration bits (y = 0..15)"]
pub use MODE0_W as MODE1_W;
#[doc = "Port x configuration bits (y = 0..15)\n\nValue on reset: 3"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum MODE0_A {
#[doc = "0: Input mode"]
Input = 0,
#[doc = "1: General purpose output mode"]
Output = 1,
#[doc = "2: Alternate function mode"]
Alternate = 2,
#[doc = "3: Analog mode"]
Analog = 3,
}
impl From<MODE0_A> for u8 {
#[inline(always)]
fn from(variant: MODE0_A) -> Self {
variant as _
}
}
#[doc = "Field `MODE0` reader - Port x configuration bits (y = 0..15)"]
pub type MODE0_R = crate::FieldReader<u8, MODE0_A>;
impl MODE0_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> MODE0_A {
match self.bits {
0 => MODE0_A::Input,
1 => MODE0_A::Output,
2 => MODE0_A::Alternate,
3 => MODE0_A::Analog,
_ => unreachable!(),
}
}
#[doc = "Checks if the value of the field is `Input`"]
#[inline(always)]
pub fn is_input(&self) -> bool {
*self == MODE0_A::Input
}
#[doc = "Checks if the value of the field is `Output`"]
#[inline(always)]
pub fn is_output(&self) -> bool {
*self == MODE0_A::Output
}
#[doc = "Checks if the value of the field is `Alternate`"]
#[inline(always)]
pub fn is_alternate(&self) -> bool {
*self == MODE0_A::Alternate
}
#[doc = "Checks if the value of the field is `Analog`"]
#[inline(always)]
pub fn is_analog(&self) -> bool {
*self == MODE0_A::Analog
}
}
#[doc = "Field `MODE0` writer - Port x configuration bits (y = 0..15)"]
pub type MODE0_W<'a, const O: u8> = crate::FieldWriterSafe<'a, u32, MODER_SPEC, u8, MODE0_A, 2, O>;
impl<'a, const O: u8> MODE0_W<'a, O> {
#[doc = "Input mode"]
#[inline(always)]
pub fn input(self) -> &'a mut W {
self.variant(MODE0_A::Input)
}
#[doc = "General purpose output mode"]
#[inline(always)]
pub fn output(self) -> &'a mut W {
self.variant(MODE0_A::Output)
}
#[doc = "Alternate function mode"]
#[inline(always)]
pub fn alternate(self) -> &'a mut W {
self.variant(MODE0_A::Alternate)
}
#[doc = "Analog mode"]
#[inline(always)]
pub fn analog(self) -> &'a mut W {
self.variant(MODE0_A::Analog)
}
}
impl R {
#[doc = "Bits 30:31 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode15(&self) -> MODE15_R {
MODE15_R::new(((self.bits >> 30) & 3) as u8)
}
#[doc = "Bits 28:29 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode14(&self) -> MODE14_R {
MODE14_R::new(((self.bits >> 28) & 3) as u8)
}
#[doc = "Bits 26:27 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode13(&self) -> MODE13_R {
MODE13_R::new(((self.bits >> 26) & 3) as u8)
}
#[doc = "Bits 24:25 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode12(&self) -> MODE12_R {
MODE12_R::new(((self.bits >> 24) & 3) as u8)
}
#[doc = "Bits 22:23 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode11(&self) -> MODE11_R {
MODE11_R::new(((self.bits >> 22) & 3) as u8)
}
#[doc = "Bits 20:21 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode10(&self) -> MODE10_R {
MODE10_R::new(((self.bits >> 20) & 3) as u8)
}
#[doc = "Bits 18:19 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode9(&self) -> MODE9_R {
MODE9_R::new(((self.bits >> 18) & 3) as u8)
}
#[doc = "Bits 16:17 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode8(&self) -> MODE8_R {
MODE8_R::new(((self.bits >> 16) & 3) as u8)
}
#[doc = "Bits 14:15 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode7(&self) -> MODE7_R {
MODE7_R::new(((self.bits >> 14) & 3) as u8)
}
#[doc = "Bits 12:13 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode6(&self) -> MODE6_R {
MODE6_R::new(((self.bits >> 12) & 3) as u8)
}
#[doc = "Bits 10:11 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode5(&self) -> MODE5_R {
MODE5_R::new(((self.bits >> 10) & 3) as u8)
}
#[doc = "Bits 8:9 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode4(&self) -> MODE4_R {
MODE4_R::new(((self.bits >> 8) & 3) as u8)
}
#[doc = "Bits 6:7 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode3(&self) -> MODE3_R {
MODE3_R::new(((self.bits >> 6) & 3) as u8)
}
#[doc = "Bits 4:5 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode2(&self) -> MODE2_R {
MODE2_R::new(((self.bits >> 4) & 3) as u8)
}
#[doc = "Bits 2:3 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode1(&self) -> MODE1_R {
MODE1_R::new(((self.bits >> 2) & 3) as u8)
}
#[doc = "Bits 0:1 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode0(&self) -> MODE0_R {
MODE0_R::new((self.bits & 3) as u8)
}
}
impl W {
#[doc = "Bits 30:31 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode15(&mut self) -> MODE15_W<30> {
MODE15_W::new(self)
}
#[doc = "Bits 28:29 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode14(&mut self) -> MODE14_W<28> {
MODE14_W::new(self)
}
#[doc = "Bits 26:27 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode13(&mut self) -> MODE13_W<26> {
MODE13_W::new(self)
}
#[doc = "Bits 24:25 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode12(&mut self) -> MODE12_W<24> {
MODE12_W::new(self)
}
#[doc = "Bits 22:23 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode11(&mut self) -> MODE11_W<22> {
MODE11_W::new(self)
}
#[doc = "Bits 20:21 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode10(&mut self) -> MODE10_W<20> {
MODE10_W::new(self)
}
#[doc = "Bits 18:19 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode9(&mut self) -> MODE9_W<18> {
MODE9_W::new(self)
}
#[doc = "Bits 16:17 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode8(&mut self) -> MODE8_W<16> {
MODE8_W::new(self)
}
#[doc = "Bits 14:15 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode7(&mut self) -> MODE7_W<14> {
MODE7_W::new(self)
}
#[doc = "Bits 12:13 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode6(&mut self) -> MODE6_W<12> {
MODE6_W::new(self)
}
#[doc = "Bits 10:11 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode5(&mut self) -> MODE5_W<10> {
MODE5_W::new(self)
}
#[doc = "Bits 8:9 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode4(&mut self) -> MODE4_W<8> {
MODE4_W::new(self)
}
#[doc = "Bits 6:7 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode3(&mut self) -> MODE3_W<6> {
MODE3_W::new(self)
}
#[doc = "Bits 4:5 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode2(&mut self) -> MODE2_W<4> {
MODE2_W::new(self)
}
#[doc = "Bits 2:3 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode1(&mut self) -> MODE1_W<2> {
MODE1_W::new(self)
}
#[doc = "Bits 0:1 - Port x configuration bits (y = 0..15)"]
#[inline(always)]
pub fn mode0(&mut self) -> MODE0_W<0> {
MODE0_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "GPIO port mode register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [moder](index.html) module"]
pub struct MODER_SPEC;
impl crate::RegisterSpec for MODER_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [moder::R](R) reader structure"]
impl crate::Readable for MODER_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [moder::W](W) writer structure"]
impl crate::Writable for MODER_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets MODER to value 0xffff_ffff"]
impl crate::Resettable for MODER_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0xffff_ffff
}
}
