1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486
#[doc = "Reader of register CFGR2"] pub type R = crate::R<u32, super::CFGR2>; #[doc = "Writer for register CFGR2"] pub type W = crate::W<u32, super::CFGR2>; #[doc = "Register CFGR2 `reset()`'s with value 0"] impl crate::ResetValue for super::CFGR2 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Oversampler Enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum OVSE_A { #[doc = "0: Oversampler disabled"] DISABLED, #[doc = "1: Oversampler enabled"] ENABLED, } impl From<OVSE_A> for bool { #[inline(always)] fn from(variant: OVSE_A) -> Self { match variant { OVSE_A::DISABLED => false, OVSE_A::ENABLED => true, } } } #[doc = "Reader of field `OVSE`"] pub type OVSE_R = crate::R<bool, OVSE_A>; impl OVSE_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> OVSE_A { match self.bits { false => OVSE_A::DISABLED, true => OVSE_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == OVSE_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == OVSE_A::ENABLED } } #[doc = "Write proxy for field `OVSE`"] pub struct OVSE_W<'a> { w: &'a mut W, } impl<'a> OVSE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: OVSE_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Oversampler disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(OVSE_A::DISABLED) } #[doc = "Oversampler enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(OVSE_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Oversampling ratio\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum OVSR_A { #[doc = "0: 2x"] MUL2, #[doc = "1: 4x"] MUL4, #[doc = "2: 8x"] MUL8, #[doc = "3: 16x"] MUL16, #[doc = "4: 32x"] MUL32, #[doc = "5: 64x"] MUL64, #[doc = "6: 128x"] MUL128, #[doc = "7: 256x"] MUL256, } impl From<OVSR_A> for u8 { #[inline(always)] fn from(variant: OVSR_A) -> Self { match variant { OVSR_A::MUL2 => 0, OVSR_A::MUL4 => 1, OVSR_A::MUL8 => 2, OVSR_A::MUL16 => 3, OVSR_A::MUL32 => 4, OVSR_A::MUL64 => 5, OVSR_A::MUL128 => 6, OVSR_A::MUL256 => 7, } } } #[doc = "Reader of field `OVSR`"] pub type OVSR_R = crate::R<u8, OVSR_A>; impl OVSR_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> OVSR_A { match self.bits { 0 => OVSR_A::MUL2, 1 => OVSR_A::MUL4, 2 => OVSR_A::MUL8, 3 => OVSR_A::MUL16, 4 => OVSR_A::MUL32, 5 => OVSR_A::MUL64, 6 => OVSR_A::MUL128, 7 => OVSR_A::MUL256, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `MUL2`"] #[inline(always)] pub fn is_mul2(&self) -> bool { *self == OVSR_A::MUL2 } #[doc = "Checks if the value of the field is `MUL4`"] #[inline(always)] pub fn is_mul4(&self) -> bool { *self == OVSR_A::MUL4 } #[doc = "Checks if the value of the field is `MUL8`"] #[inline(always)] pub fn is_mul8(&self) -> bool { *self == OVSR_A::MUL8 } #[doc = "Checks if the value of the field is `MUL16`"] #[inline(always)] pub fn is_mul16(&self) -> bool { *self == OVSR_A::MUL16 } #[doc = "Checks if the value of the field is `MUL32`"] #[inline(always)] pub fn is_mul32(&self) -> bool { *self == OVSR_A::MUL32 } #[doc = "Checks if the value of the field is `MUL64`"] #[inline(always)] pub fn is_mul64(&self) -> bool { *self == OVSR_A::MUL64 } #[doc = "Checks if the value of the field is `MUL128`"] #[inline(always)] pub fn is_mul128(&self) -> bool { *self == OVSR_A::MUL128 } #[doc = "Checks if the value of the field is `MUL256`"] #[inline(always)] pub fn is_mul256(&self) -> bool { *self == OVSR_A::MUL256 } } #[doc = "Write proxy for field `OVSR`"] pub struct OVSR_W<'a> { w: &'a mut W, } impl<'a> OVSR_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: OVSR_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "2x"] #[inline(always)] pub fn mul2(self) -> &'a mut W { self.variant(OVSR_A::MUL2) } #[doc = "4x"] #[inline(always)] pub fn mul4(self) -> &'a mut W { self.variant(OVSR_A::MUL4) } #[doc = "8x"] #[inline(always)] pub fn mul8(self) -> &'a mut W { self.variant(OVSR_A::MUL8) } #[doc = "16x"] #[inline(always)] pub fn mul16(self) -> &'a mut W { self.variant(OVSR_A::MUL16) } #[doc = "32x"] #[inline(always)] pub fn mul32(self) -> &'a mut W { self.variant(OVSR_A::MUL32) } #[doc = "64x"] #[inline(always)] pub fn mul64(self) -> &'a mut W { self.variant(OVSR_A::MUL64) } #[doc = "128x"] #[inline(always)] pub fn mul128(self) -> &'a mut W { self.variant(OVSR_A::MUL128) } #[doc = "256x"] #[inline(always)] pub fn mul256(self) -> &'a mut W { self.variant(OVSR_A::MUL256) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 2)) | (((value as u32) & 0x07) << 2); self.w } } #[doc = "Reader of field `OVSS`"] pub type OVSS_R = crate::R<u8, u8>; #[doc = "Write proxy for field `OVSS`"] pub struct OVSS_W<'a> { w: &'a mut W, } impl<'a> OVSS_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 5)) | (((value as u32) & 0x0f) << 5); self.w } } #[doc = "Triggered Oversampling\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum TOVS_A { #[doc = "0: All oversampled conversions for a channel are done consecutively after a trigger"] TRIGGERALL, #[doc = "1: Each oversampled conversion for a channel needs a trigger"] TRIGGEREACH, } impl From<TOVS_A> for bool { #[inline(always)] fn from(variant: TOVS_A) -> Self { match variant { TOVS_A::TRIGGERALL => false, TOVS_A::TRIGGEREACH => true, } } } #[doc = "Reader of field `TOVS`"] pub type TOVS_R = crate::R<bool, TOVS_A>; impl TOVS_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> TOVS_A { match self.bits { false => TOVS_A::TRIGGERALL, true => TOVS_A::TRIGGEREACH, } } #[doc = "Checks if the value of the field is `TRIGGERALL`"] #[inline(always)] pub fn is_trigger_all(&self) -> bool { *self == TOVS_A::TRIGGERALL } #[doc = "Checks if the value of the field is `TRIGGEREACH`"] #[inline(always)] pub fn is_trigger_each(&self) -> bool { *self == TOVS_A::TRIGGEREACH } } #[doc = "Write proxy for field `TOVS`"] pub struct TOVS_W<'a> { w: &'a mut W, } impl<'a> TOVS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TOVS_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "All oversampled conversions for a channel are done consecutively after a trigger"] #[inline(always)] pub fn trigger_all(self) -> &'a mut W { self.variant(TOVS_A::TRIGGERALL) } #[doc = "Each oversampled conversion for a channel needs a trigger"] #[inline(always)] pub fn trigger_each(self) -> &'a mut W { self.variant(TOVS_A::TRIGGEREACH) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "ADC clock mode\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum CKMODE_A { #[doc = "0: ADCCLK (Asynchronous clock mode)"] ADCLK, #[doc = "1: PCLK/2 (Synchronous clock mode)"] PCLK_DIV2, #[doc = "2: PCLK/4 (Synchronous clock mode)"] PCLK_DIV4, #[doc = "3: PCLK (Synchronous clock mode)"] PCLK, } impl From<CKMODE_A> for u8 { #[inline(always)] fn from(variant: CKMODE_A) -> Self { match variant { CKMODE_A::ADCLK => 0, CKMODE_A::PCLK_DIV2 => 1, CKMODE_A::PCLK_DIV4 => 2, CKMODE_A::PCLK => 3, } } } #[doc = "Reader of field `CKMODE`"] pub type CKMODE_R = crate::R<u8, CKMODE_A>; impl CKMODE_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> CKMODE_A { match self.bits { 0 => CKMODE_A::ADCLK, 1 => CKMODE_A::PCLK_DIV2, 2 => CKMODE_A::PCLK_DIV4, 3 => CKMODE_A::PCLK, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `ADCLK`"] #[inline(always)] pub fn is_adclk(&self) -> bool { *self == CKMODE_A::ADCLK } #[doc = "Checks if the value of the field is `PCLK_DIV2`"] #[inline(always)] pub fn is_pclk_div2(&self) -> bool { *self == CKMODE_A::PCLK_DIV2 } #[doc = "Checks if the value of the field is `PCLK_DIV4`"] #[inline(always)] pub fn is_pclk_div4(&self) -> bool { *self == CKMODE_A::PCLK_DIV4 } #[doc = "Checks if the value of the field is `PCLK`"] #[inline(always)] pub fn is_pclk(&self) -> bool { *self == CKMODE_A::PCLK } } #[doc = "Write proxy for field `CKMODE`"] pub struct CKMODE_W<'a> { w: &'a mut W, } impl<'a> CKMODE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CKMODE_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "ADCCLK (Asynchronous clock mode)"] #[inline(always)] pub fn adclk(self) -> &'a mut W { self.variant(CKMODE_A::ADCLK) } #[doc = "PCLK/2 (Synchronous clock mode)"] #[inline(always)] pub fn pclk_div2(self) -> &'a mut W { self.variant(CKMODE_A::PCLK_DIV2) } #[doc = "PCLK/4 (Synchronous clock mode)"] #[inline(always)] pub fn pclk_div4(self) -> &'a mut W { self.variant(CKMODE_A::PCLK_DIV4) } #[doc = "PCLK (Synchronous clock mode)"] #[inline(always)] pub fn pclk(self) -> &'a mut W { self.variant(CKMODE_A::PCLK) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 30)) | (((value as u32) & 0x03) << 30); self.w } } impl R { #[doc = "Bit 0 - Oversampler Enable"] #[inline(always)] pub fn ovse(&self) -> OVSE_R { OVSE_R::new((self.bits & 0x01) != 0) } #[doc = "Bits 2:4 - Oversampling ratio"] #[inline(always)] pub fn ovsr(&self) -> OVSR_R { OVSR_R::new(((self.bits >> 2) & 0x07) as u8) } #[doc = "Bits 5:8 - Oversampling shift"] #[inline(always)] pub fn ovss(&self) -> OVSS_R { OVSS_R::new(((self.bits >> 5) & 0x0f) as u8) } #[doc = "Bit 9 - Triggered Oversampling"] #[inline(always)] pub fn tovs(&self) -> TOVS_R { TOVS_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bits 30:31 - ADC clock mode"] #[inline(always)] pub fn ckmode(&self) -> CKMODE_R { CKMODE_R::new(((self.bits >> 30) & 0x03) as u8) } } impl W { #[doc = "Bit 0 - Oversampler Enable"] #[inline(always)] pub fn ovse(&mut self) -> OVSE_W { OVSE_W { w: self } } #[doc = "Bits 2:4 - Oversampling ratio"] #[inline(always)] pub fn ovsr(&mut self) -> OVSR_W { OVSR_W { w: self } } #[doc = "Bits 5:8 - Oversampling shift"] #[inline(always)] pub fn ovss(&mut self) -> OVSS_W { OVSS_W { w: self } } #[doc = "Bit 9 - Triggered Oversampling"] #[inline(always)] pub fn tovs(&mut self) -> TOVS_W { TOVS_W { w: self } } #[doc = "Bits 30:31 - ADC clock mode"] #[inline(always)] pub fn ckmode(&mut self) -> CKMODE_W { CKMODE_W { w: self } } }