1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303
#[doc = "Reader of register OR"] pub type R = crate::R<u32, super::OR>; #[doc = "Writer for register OR"] pub type W = crate::W<u32, super::OR>; #[doc = "Register OR `reset()`'s with value 0"] impl crate::ResetValue for super::OR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Timer21 ETR remap\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum ETR_RMP_A { #[doc = "0: TIM2x ETR input connected to GPIO"] GPIO, #[doc = "1: TIM2x ETR input connected to COMP2_OUT"] COMP2_OUT, #[doc = "2: TIM2x ETR input connected to COMP1_OUT"] COMP1_OUT, #[doc = "3: TIM2x ETR input connected to LSE clock"] LSE, } impl From<ETR_RMP_A> for u8 { #[inline(always)] fn from(variant: ETR_RMP_A) -> Self { match variant { ETR_RMP_A::GPIO => 0, ETR_RMP_A::COMP2_OUT => 1, ETR_RMP_A::COMP1_OUT => 2, ETR_RMP_A::LSE => 3, } } } #[doc = "Reader of field `ETR_RMP`"] pub type ETR_RMP_R = crate::R<u8, ETR_RMP_A>; impl ETR_RMP_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> ETR_RMP_A { match self.bits { 0 => ETR_RMP_A::GPIO, 1 => ETR_RMP_A::COMP2_OUT, 2 => ETR_RMP_A::COMP1_OUT, 3 => ETR_RMP_A::LSE, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `GPIO`"] #[inline(always)] pub fn is_gpio(&self) -> bool { *self == ETR_RMP_A::GPIO } #[doc = "Checks if the value of the field is `COMP2_OUT`"] #[inline(always)] pub fn is_comp2_out(&self) -> bool { *self == ETR_RMP_A::COMP2_OUT } #[doc = "Checks if the value of the field is `COMP1_OUT`"] #[inline(always)] pub fn is_comp1_out(&self) -> bool { *self == ETR_RMP_A::COMP1_OUT } #[doc = "Checks if the value of the field is `LSE`"] #[inline(always)] pub fn is_lse(&self) -> bool { *self == ETR_RMP_A::LSE } } #[doc = "Write proxy for field `ETR_RMP`"] pub struct ETR_RMP_W<'a> { w: &'a mut W, } impl<'a> ETR_RMP_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: ETR_RMP_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "TIM2x ETR input connected to GPIO"] #[inline(always)] pub fn gpio(self) -> &'a mut W { self.variant(ETR_RMP_A::GPIO) } #[doc = "TIM2x ETR input connected to COMP2_OUT"] #[inline(always)] pub fn comp2_out(self) -> &'a mut W { self.variant(ETR_RMP_A::COMP2_OUT) } #[doc = "TIM2x ETR input connected to COMP1_OUT"] #[inline(always)] pub fn comp1_out(self) -> &'a mut W { self.variant(ETR_RMP_A::COMP1_OUT) } #[doc = "TIM2x ETR input connected to LSE clock"] #[inline(always)] pub fn lse(self) -> &'a mut W { self.variant(ETR_RMP_A::LSE) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03); self.w } } #[doc = "Timer21 TI1\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum TI1_RMP_A { #[doc = "0: TIM2x TI1 input connected to GPIO"] GPIO, #[doc = "1: TIM2x TI1 input connected to COMP2_OUT"] COMP2_OUT, #[doc = "2: TIM2x TI1 input connected to COMP1_OUT"] COMP1_OUT, } impl From<TI1_RMP_A> for u8 { #[inline(always)] fn from(variant: TI1_RMP_A) -> Self { match variant { TI1_RMP_A::GPIO => 0, TI1_RMP_A::COMP2_OUT => 1, TI1_RMP_A::COMP1_OUT => 2, } } } #[doc = "Reader of field `TI1_RMP`"] pub type TI1_RMP_R = crate::R<u8, TI1_RMP_A>; impl TI1_RMP_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, TI1_RMP_A> { use crate::Variant::*; match self.bits { 0 => Val(TI1_RMP_A::GPIO), 1 => Val(TI1_RMP_A::COMP2_OUT), 2 => Val(TI1_RMP_A::COMP1_OUT), i => Res(i), } } #[doc = "Checks if the value of the field is `GPIO`"] #[inline(always)] pub fn is_gpio(&self) -> bool { *self == TI1_RMP_A::GPIO } #[doc = "Checks if the value of the field is `COMP2_OUT`"] #[inline(always)] pub fn is_comp2_out(&self) -> bool { *self == TI1_RMP_A::COMP2_OUT } #[doc = "Checks if the value of the field is `COMP1_OUT`"] #[inline(always)] pub fn is_comp1_out(&self) -> bool { *self == TI1_RMP_A::COMP1_OUT } } #[doc = "Write proxy for field `TI1_RMP`"] pub struct TI1_RMP_W<'a> { w: &'a mut W, } impl<'a> TI1_RMP_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TI1_RMP_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "TIM2x TI1 input connected to GPIO"] #[inline(always)] pub fn gpio(self) -> &'a mut W { self.variant(TI1_RMP_A::GPIO) } #[doc = "TIM2x TI1 input connected to COMP2_OUT"] #[inline(always)] pub fn comp2_out(self) -> &'a mut W { self.variant(TI1_RMP_A::COMP2_OUT) } #[doc = "TIM2x TI1 input connected to COMP1_OUT"] #[inline(always)] pub fn comp1_out(self) -> &'a mut W { self.variant(TI1_RMP_A::COMP1_OUT) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 2)) | (((value as u32) & 0x07) << 2); self.w } } #[doc = "Timer21 TI2\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum TI2_RMP_A { #[doc = "0: TIM2x TI2 input connected to GPIO"] GPIO, #[doc = "1: TIM2x TI2 input connected to COMP2_OUT"] COMP2_OUT, } impl From<TI2_RMP_A> for bool { #[inline(always)] fn from(variant: TI2_RMP_A) -> Self { match variant { TI2_RMP_A::GPIO => false, TI2_RMP_A::COMP2_OUT => true, } } } #[doc = "Reader of field `TI2_RMP`"] pub type TI2_RMP_R = crate::R<bool, TI2_RMP_A>; impl TI2_RMP_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> TI2_RMP_A { match self.bits { false => TI2_RMP_A::GPIO, true => TI2_RMP_A::COMP2_OUT, } } #[doc = "Checks if the value of the field is `GPIO`"] #[inline(always)] pub fn is_gpio(&self) -> bool { *self == TI2_RMP_A::GPIO } #[doc = "Checks if the value of the field is `COMP2_OUT`"] #[inline(always)] pub fn is_comp2_out(&self) -> bool { *self == TI2_RMP_A::COMP2_OUT } } #[doc = "Write proxy for field `TI2_RMP`"] pub struct TI2_RMP_W<'a> { w: &'a mut W, } impl<'a> TI2_RMP_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TI2_RMP_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "TIM2x TI2 input connected to GPIO"] #[inline(always)] pub fn gpio(self) -> &'a mut W { self.variant(TI2_RMP_A::GPIO) } #[doc = "TIM2x TI2 input connected to COMP2_OUT"] #[inline(always)] pub fn comp2_out(self) -> &'a mut W { self.variant(TI2_RMP_A::COMP2_OUT) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } impl R { #[doc = "Bits 0:1 - Timer21 ETR remap"] #[inline(always)] pub fn etr_rmp(&self) -> ETR_RMP_R { ETR_RMP_R::new((self.bits & 0x03) as u8) } #[doc = "Bits 2:4 - Timer21 TI1"] #[inline(always)] pub fn ti1_rmp(&self) -> TI1_RMP_R { TI1_RMP_R::new(((self.bits >> 2) & 0x07) as u8) } #[doc = "Bit 5 - Timer21 TI2"] #[inline(always)] pub fn ti2_rmp(&self) -> TI2_RMP_R { TI2_RMP_R::new(((self.bits >> 5) & 0x01) != 0) } } impl W { #[doc = "Bits 0:1 - Timer21 ETR remap"] #[inline(always)] pub fn etr_rmp(&mut self) -> ETR_RMP_W { ETR_RMP_W { w: self } } #[doc = "Bits 2:4 - Timer21 TI1"] #[inline(always)] pub fn ti1_rmp(&mut self) -> TI1_RMP_W { TI1_RMP_W { w: self } } #[doc = "Bit 5 - Timer21 TI2"] #[inline(always)] pub fn ti2_rmp(&mut self) -> TI2_RMP_W { TI2_RMP_W { w: self } } }