Struct stm32h7xx_hal::stm32::axi::RegisterBlock[−][src]

#[repr(C)]pub struct RegisterBlock {
    pub periph_id_4: Reg<u32, _PERIPH_ID_4>,
    pub periph_id_0: Reg<u32, _PERIPH_ID_0>,
    pub periph_id_1: Reg<u32, _PERIPH_ID_1>,
    pub periph_id_2: Reg<u32, _PERIPH_ID_2>,
    pub periph_id_3: Reg<u32, _PERIPH_ID_3>,
    pub comp_id_0: Reg<u32, _COMP_ID_0>,
    pub comp_id_1: Reg<u32, _COMP_ID_1>,
    pub comp_id_2: Reg<u32, _COMP_ID_2>,
    pub comp_id_3: Reg<u32, _COMP_ID_3>,
    pub targ1_fn_mod_iss_bm: Reg<u32, _TARG1_FN_MOD_ISS_BM>,
    pub targ1_fn_mod2: Reg<u32, _TARG1_FN_MOD2>,
    pub targ1_fn_mod_lb: Reg<u32, _TARG1_FN_MOD_LB>,
    pub targ1_fn_mod: Reg<u32, _TARG1_FN_MOD>,
    pub targ2_fn_mod_iss_bm: Reg<u32, _TARG2_FN_MOD_ISS_BM>,
    pub targ2_fn_mod2: Reg<u32, _TARG2_FN_MOD2>,
    pub targ2_fn_mod_lb: Reg<u32, _TARG2_FN_MOD_LB>,
    pub targ2_fn_mod: Reg<u32, _TARG2_FN_MOD>,
    pub targ3_fn_mod_iss_bm: Reg<u32, _TARG3_FN_MOD_ISS_BM>,
    pub targ4_fn_mod_iss_bm: Reg<u32, _TARG4_FN_MOD_ISS_BM>,
    pub targ5_fn_mod_iss_bm: Reg<u32, _TARG5_FN_MOD_ISS_BM>,
    pub targ6_fn_mod_iss_bm: Reg<u32, _TARG6_FN_MOD_ISS_BM>,
    pub targ7_fn_mod_iss_bm: Reg<u32, _TARG7_FN_MOD_ISS_BM>,
    pub targ7_fn_mod2: Reg<u32, _TARG7_FN_MOD2>,
    pub targ7_fn_mod: Reg<u32, _TARG7_FN_MOD>,
    pub ini1_fn_mod2: Reg<u32, _INI1_FN_MOD2>,
    pub ini1_fn_mod_ahb: Reg<u32, _INI1_FN_MOD_AHB>,
    pub ini1_read_qos: Reg<u32, _INI1_READ_QOS>,
    pub ini1_write_qos: Reg<u32, _INI1_WRITE_QOS>,
    pub ini1_fn_mod: Reg<u32, _INI1_FN_MOD>,
    pub ini2_read_qos: Reg<u32, _INI2_READ_QOS>,
    pub ini2_write_qos: Reg<u32, _INI2_WRITE_QOS>,
    pub ini2_fn_mod: Reg<u32, _INI2_FN_MOD>,
    pub ini3_fn_mod2: Reg<u32, _INI3_FN_MOD2>,
    pub ini3_fn_mod_ahb: Reg<u32, _INI3_FN_MOD_AHB>,
    pub ini3_read_qos: Reg<u32, _INI3_READ_QOS>,
    pub ini3_write_qos: Reg<u32, _INI3_WRITE_QOS>,
    pub ini3_fn_mod: Reg<u32, _INI3_FN_MOD>,
    pub ini4_read_qos: Reg<u32, _INI4_READ_QOS>,
    pub ini4_write_qos: Reg<u32, _INI4_WRITE_QOS>,
    pub ini4_fn_mod: Reg<u32, _INI4_FN_MOD>,
    pub ini5_read_qos: Reg<u32, _INI5_READ_QOS>,
    pub ini5_write_qos: Reg<u32, _INI5_WRITE_QOS>,
    pub ini5_fn_mod: Reg<u32, _INI5_FN_MOD>,
    pub ini6_read_qos: Reg<u32, _INI6_READ_QOS>,
    pub ini6_write_qos: Reg<u32, _INI6_WRITE_QOS>,
    pub ini6_fn_mod: Reg<u32, _INI6_FN_MOD>,
    // some fields omitted
}

Register block

Fields

periph_id_4: Reg<u32, _PERIPH_ID_4>

0x1fd0 - AXI interconnect - peripheral ID4 register

periph_id_0: Reg<u32, _PERIPH_ID_0>

0x1fe0 - AXI interconnect - peripheral ID0 register

periph_id_1: Reg<u32, _PERIPH_ID_1>

0x1fe4 - AXI interconnect - peripheral ID1 register

periph_id_2: Reg<u32, _PERIPH_ID_2>

0x1fe8 - AXI interconnect - peripheral ID2 register

periph_id_3: Reg<u32, _PERIPH_ID_3>

0x1fec - AXI interconnect - peripheral ID3 register

comp_id_0: Reg<u32, _COMP_ID_0>

0x1ff0 - AXI interconnect - component ID0 register

comp_id_1: Reg<u32, _COMP_ID_1>

0x1ff4 - AXI interconnect - component ID1 register

comp_id_2: Reg<u32, _COMP_ID_2>

0x1ff8 - AXI interconnect - component ID2 register

comp_id_3: Reg<u32, _COMP_ID_3>

0x1ffc - AXI interconnect - component ID3 register

targ1_fn_mod_iss_bm: Reg<u32, _TARG1_FN_MOD_ISS_BM>

0x2008 - AXI interconnect - TARG x bus matrix issuing functionality register

targ1_fn_mod2: Reg<u32, _TARG1_FN_MOD2>

0x2024 - AXI interconnect - TARG x bus matrix functionality 2 register

targ1_fn_mod_lb: Reg<u32, _TARG1_FN_MOD_LB>

0x202c - AXI interconnect - TARG x long burst functionality modification

targ1_fn_mod: Reg<u32, _TARG1_FN_MOD>

0x2108 - AXI interconnect - TARG x long burst functionality modification

targ2_fn_mod_iss_bm: Reg<u32, _TARG2_FN_MOD_ISS_BM>

0x3008 - AXI interconnect - TARG x bus matrix issuing functionality register

targ2_fn_mod2: Reg<u32, _TARG2_FN_MOD2>

0x3024 - AXI interconnect - TARG x bus matrix functionality 2 register

targ2_fn_mod_lb: Reg<u32, _TARG2_FN_MOD_LB>

0x302c - AXI interconnect - TARG x long burst functionality modification

targ2_fn_mod: Reg<u32, _TARG2_FN_MOD>

0x3108 - AXI interconnect - TARG x long burst functionality modification

targ3_fn_mod_iss_bm: Reg<u32, _TARG3_FN_MOD_ISS_BM>

0x4008 - AXI interconnect - TARG x bus matrix issuing functionality register

targ4_fn_mod_iss_bm: Reg<u32, _TARG4_FN_MOD_ISS_BM>

0x5008 - AXI interconnect - TARG x bus matrix issuing functionality register

targ5_fn_mod_iss_bm: Reg<u32, _TARG5_FN_MOD_ISS_BM>

0x6008 - AXI interconnect - TARG x bus matrix issuing functionality register

targ6_fn_mod_iss_bm: Reg<u32, _TARG6_FN_MOD_ISS_BM>

0x7008 - AXI interconnect - TARG x bus matrix issuing functionality register

targ7_fn_mod_iss_bm: Reg<u32, _TARG7_FN_MOD_ISS_BM>

0x800c - AXI interconnect - TARG x bus matrix issuing functionality register

targ7_fn_mod2: Reg<u32, _TARG7_FN_MOD2>

0x8024 - AXI interconnect - TARG x bus matrix functionality 2 register

targ7_fn_mod: Reg<u32, _TARG7_FN_MOD>

0x8108 - AXI interconnect - TARG x long burst functionality modification

ini1_fn_mod2: Reg<u32, _INI1_FN_MOD2>

0x42024 - AXI interconnect - INI x functionality modification 2 register

ini1_fn_mod_ahb: Reg<u32, _INI1_FN_MOD_AHB>

0x42028 - AXI interconnect - INI x AHB functionality modification register

ini1_read_qos: Reg<u32, _INI1_READ_QOS>

0x42100 - AXI interconnect - INI x read QoS register

ini1_write_qos: Reg<u32, _INI1_WRITE_QOS>

0x42104 - AXI interconnect - INI x write QoS register

ini1_fn_mod: Reg<u32, _INI1_FN_MOD>

0x42108 - AXI interconnect - INI x issuing functionality modification register

ini2_read_qos: Reg<u32, _INI2_READ_QOS>

0x43100 - AXI interconnect - INI x read QoS register

ini2_write_qos: Reg<u32, _INI2_WRITE_QOS>

0x43104 - AXI interconnect - INI x write QoS register

ini2_fn_mod: Reg<u32, _INI2_FN_MOD>

0x43108 - AXI interconnect - INI x issuing functionality modification register

ini3_fn_mod2: Reg<u32, _INI3_FN_MOD2>

0x44024 - AXI interconnect - INI x functionality modification 2 register

ini3_fn_mod_ahb: Reg<u32, _INI3_FN_MOD_AHB>

0x44028 - AXI interconnect - INI x AHB functionality modification register

ini3_read_qos: Reg<u32, _INI3_READ_QOS>

0x44100 - AXI interconnect - INI x read QoS register

ini3_write_qos: Reg<u32, _INI3_WRITE_QOS>

0x44104 - AXI interconnect - INI x write QoS register

ini3_fn_mod: Reg<u32, _INI3_FN_MOD>

0x44108 - AXI interconnect - INI x issuing functionality modification register

ini4_read_qos: Reg<u32, _INI4_READ_QOS>

0x45100 - AXI interconnect - INI x read QoS register

ini4_write_qos: Reg<u32, _INI4_WRITE_QOS>

0x45104 - AXI interconnect - INI x write QoS register

ini4_fn_mod: Reg<u32, _INI4_FN_MOD>

0x45108 - AXI interconnect - INI x issuing functionality modification register

ini5_read_qos: Reg<u32, _INI5_READ_QOS>

0x46100 - AXI interconnect - INI x read QoS register

ini5_write_qos: Reg<u32, _INI5_WRITE_QOS>

0x46104 - AXI interconnect - INI x write QoS register

ini5_fn_mod: Reg<u32, _INI5_FN_MOD>

0x46108 - AXI interconnect - INI x issuing functionality modification register

ini6_read_qos: Reg<u32, _INI6_READ_QOS>

0x47100 - AXI interconnect - INI x read QoS register

ini6_write_qos: Reg<u32, _INI6_WRITE_QOS>

0x47104 - AXI interconnect - INI x write QoS register

ini6_fn_mod: Reg<u32, _INI6_FN_MOD>

0x47108 - AXI interconnect - INI x issuing functionality modification register

Auto Trait Implementations

Blanket Implementations

impl<T> Any for T where
    T: 'static + ?Sized, [src]

impl<T> Borrow<T> for T where
    T: ?Sized, [src]

impl<T> BorrowMut<T> for T where
    T: ?Sized, [src]

impl<T> From<T> for T[src]

impl<T, U> Into<U> for T where
    U: From<T>, [src]

impl<T> Same<T> for T

type Output = T

Should always be Self

impl<T, U> TryFrom<U> for T where
    U: Into<T>, [src]

type Error = Infallible

The type returned in the event of a conversion error.

impl<T, U> TryInto<U> for T where
    U: TryFrom<T>, [src]

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.