1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725
//! Direct Memory Access. //! //! [Transfer::init](struct.Transfer.html#method.init) is only implemented for //! valid combinations of peripheral-stream-channel-direction, providing compile //! time checking. //! //! This module implements Memory To Memory, Peripheral To Memory and Memory to //! Peripheral transfers, double buffering is supported only for Peripheral To //! Memory and Memory to Peripheral transfers. //! //! Given that the Cortex-M7 core is capable of reordering accesses between //! normal and device memory, we insert DMB instructions to ensure correct //! operation. See ARM DAI 0321A, Section 3.2 which discusses the use of DMB //! instructions in DMA controller configuration. //! //! Adapted from //! https://github.com/stm32-rs/stm32f4xx-hal/blob/master/src/dma/mod.rs use core::{ fmt::Debug, marker::PhantomData, mem, ops::Not, ptr, sync::atomic::{fence, Ordering}, }; use embedded_dma::{StaticReadBuffer, StaticWriteBuffer}; #[macro_use] mod macros; pub mod dma; // DMA1 and DMA2 pub mod bdma; pub mod traits; use traits::{ sealed::Bits, Direction, DoubleBufferedConfig, DoubleBufferedStream, Stream, TargetAddress, }; /// Errors. #[derive(PartialEq, Debug, Copy, Clone)] pub enum DMAError { /// DMA not ready to change buffers. NotReady, /// The user provided a buffer that is not big enough while double buffering. SmallBuffer, } /// Possible DMA's directions. #[derive(Debug, Clone, Copy, PartialEq)] pub enum DmaDirection { /// Memory to Memory transfer. MemoryToMemory, /// Peripheral to Memory transfer. PeripheralToMemory, /// Memory to Peripheral transfer. MemoryToPeripheral, } /// DMA from a peripheral to a memory location. #[derive(Debug, Clone, Copy)] pub struct PeripheralToMemory; impl Direction for PeripheralToMemory { fn new() -> Self { PeripheralToMemory } #[inline(always)] fn direction() -> DmaDirection { DmaDirection::PeripheralToMemory } } /// DMA from one memory location to another memory location. #[derive(Debug, Clone, Copy)] pub struct MemoryToMemory<T> { _data: PhantomData<T>, } impl<T> Direction for MemoryToMemory<T> { fn new() -> Self { Self { _data: PhantomData } } #[inline(always)] fn direction() -> DmaDirection { DmaDirection::MemoryToMemory } } /// DMA from a memory location to a peripheral. #[derive(Debug, Clone, Copy)] pub struct MemoryToPeripheral; impl Direction for MemoryToPeripheral { fn new() -> Self { MemoryToPeripheral } fn direction() -> DmaDirection { DmaDirection::MemoryToPeripheral } } unsafe impl TargetAddress<Self> for MemoryToMemory<u8> { fn address(&self) -> usize { unimplemented!() } type MemSize = u8; } unsafe impl TargetAddress<Self> for MemoryToMemory<u16> { fn address(&self) -> usize { unimplemented!() } type MemSize = u16; } unsafe impl TargetAddress<Self> for MemoryToMemory<u32> { fn address(&self) -> usize { unimplemented!() } type MemSize = u32; } /// How full the DMA stream's fifo is. #[derive(Debug, Clone, Copy)] pub enum FifoLevel { /// 0 < fifo_level < 1/4. GtZeroLtQuarter, /// 1/4 <= fifo_level < 1/2. GteQuarterLtHalf, /// 1/2 <= fifo_level < 3/4. GteHalfLtThreeQuarter, /// 3/4 <= fifo_level < full. GteThreeQuarterLtFull, /// Fifo is empty. Empty, /// Fifo is full. Full, /// Invalid value. Invalid, } impl From<u8> for FifoLevel { fn from(value: u8) -> Self { match value { 0 => FifoLevel::GtZeroLtQuarter, 1 => FifoLevel::GteQuarterLtHalf, 2 => FifoLevel::GteHalfLtThreeQuarter, 3 => FifoLevel::GteThreeQuarterLtFull, 4 => FifoLevel::Empty, 5 => FifoLevel::Full, _ => FifoLevel::Invalid, } } } /// Which DMA buffer is in use. #[derive(Debug, Clone, Copy, PartialEq)] pub enum CurrentBuffer { /// The first buffer (m0ar). Buffer0 = 0, /// The second buffer (m1ar). Buffer1 = 1, } impl Not for CurrentBuffer { type Output = CurrentBuffer; fn not(self) -> Self::Output { if self == CurrentBuffer::Buffer0 { CurrentBuffer::Buffer1 } else { CurrentBuffer::Buffer0 } } } /// Contains types related to DMA configuration. pub mod config { use super::Bits; /// Priority of the DMA stream, defaults to `Medium`. If two requests have /// the same software priority level, the stream with the lower number takes /// priority over the stream with the higher number. For example, Stream 2 /// takes priority over Stream 4. #[derive(Debug, Clone, Copy)] pub enum Priority { /// Low priority. Low, /// Medium priority. Medium, /// High priority. High, /// Very high priority. VeryHigh, } impl Default for Priority { fn default() -> Self { Priority::Medium } } impl Bits<u8> for Priority { fn bits(self) -> u8 { match self { Priority::Low => 0, Priority::Medium => 1, Priority::High => 2, Priority::VeryHigh => 3, } } } /// The level to fill the fifo to before performing the transaction. #[derive(Debug, Clone, Copy)] pub enum FifoThreshold { /// 1/4 full. QuarterFull, /// 1/2 full. HalfFull, /// 3/4 full. ThreeQuarterFull, /// Full. Full, } impl Bits<u8> for FifoThreshold { fn bits(self) -> u8 { match self { FifoThreshold::QuarterFull => 0, FifoThreshold::HalfFull => 1, FifoThreshold::ThreeQuarterFull => 2, FifoThreshold::Full => 3, } } } /// How burst transfers are done, requires fifo enabled. Check datasheet for /// valid combinations. #[derive(Debug, Clone, Copy)] pub enum BurstMode { /// Single transfer, no burst. NoBurst, /// Burst transfer of 4 beats. Burst4, /// Burst transfer of 8 beats. Burst8, /// Burst transfer of 16 beats. Burst16, } impl Bits<u8> for BurstMode { fn bits(self) -> u8 { match self { BurstMode::NoBurst => 0, BurstMode::Burst4 => 1, BurstMode::Burst8 => 2, BurstMode::Burst16 => 3, } } } } /// Marker type for a transfer with a mutable source and backed by a /// `DoubleBufferedStream` pub struct DBTransfer; /// Marker type for a transfer with a constant source and backed by a /// `DoubleBufferedStream` pub struct ConstDBTransfer; /// Marker type for a transfer with a mutable source and backed by a /// `MasterStream` pub struct MasterTransfer; /// Marker type for a transfer with a constant source and backed by a /// `MasterStream` pub struct ConstMasterTransfer; /// DMA Transfer. pub struct Transfer<STREAM, PERIPHERAL, DIR, BUF, TXFRT> where STREAM: Stream, PERIPHERAL: TargetAddress<DIR>, DIR: Direction, { stream: STREAM, peripheral: PERIPHERAL, _direction: PhantomData<DIR>, _transfer_type: PhantomData<TXFRT>, buf: [Option<BUF>; 2], // Used when double buffering transfer_length: u16, } macro_rules! db_transfer_def { ($Marker:ty, $init:ident, $Buffer:tt, $rw_buffer:ident $(, $mut:tt)*; $($constraint:stmt)*) => { impl<STREAM, CONFIG, PERIPHERAL, DIR, BUF> Transfer<STREAM, PERIPHERAL, DIR, BUF, $Marker> where STREAM: DoubleBufferedStream + Stream<Config = CONFIG>, CONFIG: DoubleBufferedConfig, DIR: Direction, PERIPHERAL: TargetAddress<DIR>, BUF: $Buffer<Word = <PERIPHERAL as TargetAddress<DIR>>::MemSize>, { /// Applies all fields in DmaConfig. fn apply_config(&mut self, config: CONFIG) { let msize = mem::size_of::< <PERIPHERAL as TargetAddress<DIR>>::MemSize, >() / 2; self.stream.clear_interrupts(); // NOTE(unsafe) These values are correct because of the // invariants of TargetAddress unsafe { self.stream.set_memory_size(msize as u8); self.stream.set_peripheral_size(msize as u8); } self.stream.apply_config(config); } /// Configures the DMA source and destination and applies supplied /// configuration. In a memory to memory transfer, the `double_buf` argument /// is the source of the data. If double buffering is enabled, the number of /// transfers will be the minimum length of `memory` and `double_buf`. /// /// # Panics /// /// * When the FIFO is disabled or double buffering is enabled in /// `DmaConfig` while initializing a memory to memory transfer. /// * When double buffering is enabled but the `double_buf` argument is /// `None`. /// * When the transfer length is greater than (2^16 - 1) pub fn $init( mut stream: STREAM, peripheral: PERIPHERAL, $($mut)* memory: BUF, mut double_buf: Option<BUF>, config: CONFIG, ) -> Self { stream.disable(); // Used in the case that we can constant `memory` $($constraint)* // Set peripheral to memory mode stream.set_direction(DIR::direction()); // Enable bufferable transfers #[cfg(not(feature = "rm0455"))] if PERIPHERAL::TRBUFF { stream.set_trbuff(true); } // NOTE(unsafe) We now own this buffer and we won't call any &mut // methods on it until the end of the DMA transfer let (buf_ptr, buf_len) = unsafe { memory.$rw_buffer() }; // Set the memory address // // # Safety // // Must be a valid memory address unsafe { stream.set_memory_address( CurrentBuffer::Buffer0, buf_ptr as usize, ); } let is_mem2mem = DIR::direction() == DmaDirection::MemoryToMemory; if is_mem2mem { // Fifo must be enabled for memory to memory if !config.is_fifo_enabled() { panic!("Fifo disabled."); } else if config.is_double_buffered() { panic!("Double buffering enabled."); } } else { // Set the peripheral address // // # Safety // // Must be a valid peripheral address unsafe { stream.set_peripheral_address(peripheral.address()); } } let db_len = if let Some(ref mut db) = double_buf { // NOTE(unsafe) We now own this buffer and we won't call any &mut // methods on it until the end of the DMA transfer let (db_ptr, db_len) = unsafe { db.$rw_buffer() }; unsafe { if is_mem2mem { // Double buffer is the source in mem2mem mode stream.set_peripheral_address(db_ptr as usize); } else { stream.set_memory_address( CurrentBuffer::Buffer1, db_ptr as usize, ); } } Some(db_len) } else { if config.is_double_buffered() { // Error if we expected a double buffer but none was specified panic!("No second buffer."); } None }; let n_transfers = if let Some(db) = db_len { buf_len.min(db) } else { buf_len }; assert!( n_transfers <= 65535, "Hardware does not support more than 65535 transfers" ); let n_transfers = n_transfers as u16; stream.set_number_of_transfers(n_transfers); // Set the DMAMUX request line if needed if let Some(request_line) = PERIPHERAL::REQUEST_LINE { stream.set_request_line(request_line); } let mut transfer = Self { stream, peripheral, _direction: PhantomData, _transfer_type: PhantomData, buf: [Some(memory), double_buf], transfer_length: n_transfers, }; transfer.apply_config(config); transfer } /// Changes the buffer and restarts or continues a transfer. /// The closure is called with the old completed buffer as arguments and /// must return `(BUF, T)` where `BUF` is the new buffer /// to be used. /// /// In normal mode (not double buffer mode): /// * This method restarts the transfer. /// * This method can be called before the end of an ongoing transfer. /// In that case, the current transfer will be canceled and a new one /// will be started. /// /// In double buffer mode: /// * This method continues a running transfer and exchanges the inactive /// buffer with the closure. /// * This must be called immediately after a transfer complete /// event to ensure no repeated transfers into/out of the same buffer. /// * A `NotReady` error will be returned if this method is called /// before a transfer is completed and the closure won't be executed. /// * A `SmallBuffer` error will be returned if the size of the buffer /// returned by the closure does not match the current transfer size. /// * The DMA may overrun and access the poison address causing a bus error /// and disabling of the stream if any of following conditions happen: /// * `SmallBuffer` error /// * The closure `f` takes too long to return /// * If the buffer address poisoning itself fails because the DMA has overrun, /// the closure will still be called and the buffer address is updated but /// the DMA stream will error (TEIF) and disable itself. /// /// A `remaining` parameter is also passed to the closure. This indicates /// the number of transfers not completed in the previous DMA transfer. pub fn next_transfer_with<F, T>( &mut self, func: F, ) -> Result<T, DMAError> where F: FnOnce(BUF, CurrentBuffer, usize) -> (BUF, T), { let (single_buffer, inactive) = match STREAM::get_inactive_buffer() { None => { // Single buffer mode self.stream.disable(); (true, CurrentBuffer::Buffer0) } Some(inactive) => { // Double buffer mode if !STREAM::get_transfer_complete_flag() { // DMA has not released a buffer return Err(DMAError::NotReady); } // Poison the peripheral's inactive memory address to get a memory // error instead of potentially silent corruption. // If DMA wins the race (overrun) to the inactive buffer // between reading the CT bit and poisoning the inactive address, this // write will fail and lead to a transfer error (TEIF) and disable // the stream. // If DMA wins the race by the time we write the new valid address // (below), it gets a bus error and errors/stops. unsafe { self.stream.set_memory_address( inactive, 0xffff_ffffusize, ); } (false, inactive) } }; // Protect the instruction sequence of preceding DMA disable/inactivity // verification/poisoning and subsequent (old completed) buffer content // access. // Cortex-M7: Also protect the corresponding data access sequence. // NOTE: The data cache also needs to be flushed (if enabled). fence(Ordering::SeqCst); // Check how many data in the transfer are remaining. let remaining_data = STREAM::get_number_of_transfers(); // This buffer is inactive now and can be accessed. // NOTE(panic): We always hold ownership in lieu of the DMA peripheral. let buf = self.buf[inactive as usize].take().unwrap(); let ($($mut)* buf, result) = func(buf, inactive, remaining_data as usize); // NOTE(unsafe) We now own this buffer and we won't access it // until the end of the DMA transfer. let (buf_ptr, buf_len) = unsafe { buf.$rw_buffer() }; // Keep ownership of the active buffer in lieu of the DMA peripheral. self.buf[inactive as usize].replace(buf); // Protect the instruction sequence of preceding (new) buffer content access // and subsequent DMA enable/address update. See the matching fence() above. fence(Ordering::SeqCst); if single_buffer { // Set length before the writing the new valid address. self.stream.set_number_of_transfers(buf_len as u16); } else if buf_len != usize::from(self.transfer_length) { // We can't change the transfer length while double buffering return Err(DMAError::SmallBuffer); } // NOTE(double buffer mode): // Up to here, if the DMA starts accessing the poisoned inactive buffer (overrun) // this will lead to a bus error and disable DMA. // This write can not fail since the DMA is not accessing the corresponding buffer // yet or has hit the poison address and errored disabling itself. unsafe { self.stream.set_memory_address(inactive, buf_ptr as usize); } // Acknowledge the TCIF. self.stream.clear_transfer_complete_interrupt(); if single_buffer { unsafe { self.stream.enable(); } } Ok(result) } /// Changes the buffer and restarts or continues a double buffer /// transfer. This must be called immediately after a transfer complete /// event. Returns the old buffer together with its `CurrentBuffer`. If an /// error occurs, this method will return the old or new buffer with the error. /// /// This method will clear the transfer complete flag. Moreover, if /// an overrun occurs, the stream will be disabled and the transfer error /// flag will be set. This method can be called before the end of an ongoing /// transfer only if not using double buffering, in that case, the current /// transfer will be canceled and a new one will be started. A `NotReady` /// error together with the new buffer will be returned if this method is called /// before the end of a transfer while double buffering. A `SmallBuffer` error /// together with the old buffer will be returned if the new buffer size does not /// match the ongoing transfer size. pub fn next_transfer( &mut self, new_buf: BUF, ) -> Result<(BUF, CurrentBuffer, usize), DMAError> { let mut buf = new_buf; let mut last_remaining = 0usize; let current = self.next_transfer_with(|mut old, current, remaining| { core::mem::swap(&mut old, &mut buf); last_remaining = remaining; (old, current) })?; // TODO: return buf on Err Ok((buf, current, last_remaining)) } /// Clear half transfer interrupt (htif) for the DMA stream. #[inline(always)] pub fn clear_half_transfer_interrupt(&mut self) { self.stream.clear_half_transfer_interrupt(); } #[inline(always)] pub fn get_half_transfer_flag(&self) -> bool { STREAM::get_half_transfer_flag() } } }; } db_transfer_def!(DBTransfer, init, StaticWriteBuffer, write_buffer, mut;); db_transfer_def!(ConstDBTransfer, init_const, StaticReadBuffer, read_buffer; assert!(DIR::direction() != DmaDirection::PeripheralToMemory)); impl<STREAM, CONFIG, PERIPHERAL, DIR, BUF, TXFRT> Transfer<STREAM, PERIPHERAL, DIR, BUF, TXFRT> where STREAM: Stream<Config = CONFIG>, DIR: Direction, PERIPHERAL: TargetAddress<DIR>, { /// Starts the transfer, the closure will be executed right after enabling /// the stream. pub fn start<F>(&mut self, f: F) where F: FnOnce(&mut PERIPHERAL), { // Preserve the instruction and bus ordering of preceding buffer access // to the subsequent access by the DMA peripheral due to enabling it. fence(Ordering::SeqCst); unsafe { self.stream.enable(); } f(&mut self.peripheral); } /// Pauses the dma stream, the closure will be executed right before /// disabling the stream. pub fn pause<F>(&mut self, f: F) where F: FnOnce(&mut PERIPHERAL), { f(&mut self.peripheral); self.stream.disable() } /// Stops the stream and returns the underlying resources. pub fn free(mut self) -> (STREAM, PERIPHERAL, BUF, Option<BUF>) { self.stream.disable(); // Protect the instruction and bus sequence of the preceding disable and // the subsequent buffer access. fence(Ordering::SeqCst); self.stream.clear_interrupts(); unsafe { let stream = ptr::read(&self.stream); let peripheral = ptr::read(&self.peripheral); let buf = ptr::read(&self.buf[0]); let double_buf = ptr::read(&self.buf[1]); mem::forget(self); (stream, peripheral, buf.unwrap(), double_buf) } } /// Clear all interrupts for the DMA stream. #[inline(always)] pub fn clear_interrupts(&mut self) { self.stream.clear_interrupts(); } /// Clear transfer complete interrupt (tcif) for the DMA stream. #[inline(always)] pub fn clear_transfer_complete_interrupt(&mut self) { self.stream.clear_transfer_complete_interrupt(); } /// Clear transfer error interrupt (teif) for the DMA stream. #[inline(always)] pub fn clear_transfer_error_interrupt(&mut self) { self.stream.clear_transfer_error_interrupt(); } /// Get the underlying stream of the transfer. /// /// # Safety /// /// This implementation relies on several configurations points in order to /// be sound, this method can void that. The use of this method is /// discouraged. pub unsafe fn get_stream(&mut self) -> &mut STREAM { &mut self.stream } #[inline(always)] pub fn get_transfer_complete_flag(&self) -> bool { STREAM::get_transfer_complete_flag() } } impl<STREAM, PERIPHERAL, DIR, BUF, TXFRT> Drop for Transfer<STREAM, PERIPHERAL, DIR, BUF, TXFRT> where STREAM: Stream, PERIPHERAL: TargetAddress<DIR>, DIR: Direction, { fn drop(&mut self) { self.stream.disable(); // Protect the instruction and bus sequence of the preceding disable and // the subsequent buffer access. fence(Ordering::SeqCst); } }