1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192

#[doc = "Register `MACLCSR` reader"]
pub struct R(crate::R<MACLCSR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<MACLCSR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<MACLCSR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<MACLCSR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `MACLCSR` writer"]
pub struct W(crate::W<MACLCSR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<MACLCSR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<MACLCSR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<MACLCSR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `TLPIEN` reader - Transmit LPI Entry"]
pub type TLPIEN_R = crate::BitReader<bool>;
#[doc = "Field `TLPIEX` reader - Transmit LPI Exit"]
pub type TLPIEX_R = crate::BitReader<bool>;
#[doc = "Field `RLPIEN` reader - Receive LPI Entry"]
pub type RLPIEN_R = crate::BitReader<bool>;
#[doc = "Field `RLPIEX` reader - Receive LPI Exit"]
pub type RLPIEX_R = crate::BitReader<bool>;
#[doc = "Field `TLPIST` reader - Transmit LPI State"]
pub type TLPIST_R = crate::BitReader<bool>;
#[doc = "Field `RLPIST` reader - Receive LPI State"]
pub type RLPIST_R = crate::BitReader<bool>;
#[doc = "Field `LPIEN` reader - LPI Enable"]
pub type LPIEN_R = crate::BitReader<bool>;
#[doc = "Field `LPIEN` writer - LPI Enable"]
pub type LPIEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACLCSR_SPEC, bool, O>;
#[doc = "Field `PLS` reader - PHY Link Status"]
pub type PLS_R = crate::BitReader<bool>;
#[doc = "Field `PLS` writer - PHY Link Status"]
pub type PLS_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACLCSR_SPEC, bool, O>;
#[doc = "Field `PLSEN` reader - PHY Link Status Enable"]
pub type PLSEN_R = crate::BitReader<bool>;
#[doc = "Field `PLSEN` writer - PHY Link Status Enable"]
pub type PLSEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACLCSR_SPEC, bool, O>;
#[doc = "Field `LPITXA` reader - LPI Tx Automate"]
pub type LPITXA_R = crate::BitReader<bool>;
#[doc = "Field `LPITXA` writer - LPI Tx Automate"]
pub type LPITXA_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACLCSR_SPEC, bool, O>;
#[doc = "Field `LPITE` reader - LPI Timer Enable"]
pub type LPITE_R = crate::BitReader<bool>;
#[doc = "Field `LPITE` writer - LPI Timer Enable"]
pub type LPITE_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACLCSR_SPEC, bool, O>;
#[doc = "Field `LPITCSE` reader - LPITCSE"]
pub type LPITCSE_R = crate::BitReader<bool>;
#[doc = "Field `LPITCSE` writer - LPITCSE"]
pub type LPITCSE_W<'a, const O: u8> = crate::BitWriter<'a, u32, MACLCSR_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - Transmit LPI Entry"]
    #[inline(always)]
    pub fn tlpien(&self) -> TLPIEN_R {
        TLPIEN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Transmit LPI Exit"]
    #[inline(always)]
    pub fn tlpiex(&self) -> TLPIEX_R {
        TLPIEX_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Receive LPI Entry"]
    #[inline(always)]
    pub fn rlpien(&self) -> RLPIEN_R {
        RLPIEN_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Receive LPI Exit"]
    #[inline(always)]
    pub fn rlpiex(&self) -> RLPIEX_R {
        RLPIEX_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 8 - Transmit LPI State"]
    #[inline(always)]
    pub fn tlpist(&self) -> TLPIST_R {
        TLPIST_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Receive LPI State"]
    #[inline(always)]
    pub fn rlpist(&self) -> RLPIST_R {
        RLPIST_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 16 - LPI Enable"]
    #[inline(always)]
    pub fn lpien(&self) -> LPIEN_R {
        LPIEN_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - PHY Link Status"]
    #[inline(always)]
    pub fn pls(&self) -> PLS_R {
        PLS_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - PHY Link Status Enable"]
    #[inline(always)]
    pub fn plsen(&self) -> PLSEN_R {
        PLSEN_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - LPI Tx Automate"]
    #[inline(always)]
    pub fn lpitxa(&self) -> LPITXA_R {
        LPITXA_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - LPI Timer Enable"]
    #[inline(always)]
    pub fn lpite(&self) -> LPITE_R {
        LPITE_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - LPITCSE"]
    #[inline(always)]
    pub fn lpitcse(&self) -> LPITCSE_R {
        LPITCSE_R::new(((self.bits >> 21) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 16 - LPI Enable"]
    #[inline(always)]
    pub fn lpien(&mut self) -> LPIEN_W<16> {
        LPIEN_W::new(self)
    }
    #[doc = "Bit 17 - PHY Link Status"]
    #[inline(always)]
    pub fn pls(&mut self) -> PLS_W<17> {
        PLS_W::new(self)
    }
    #[doc = "Bit 18 - PHY Link Status Enable"]
    #[inline(always)]
    pub fn plsen(&mut self) -> PLSEN_W<18> {
        PLSEN_W::new(self)
    }
    #[doc = "Bit 19 - LPI Tx Automate"]
    #[inline(always)]
    pub fn lpitxa(&mut self) -> LPITXA_W<19> {
        LPITXA_W::new(self)
    }
    #[doc = "Bit 20 - LPI Timer Enable"]
    #[inline(always)]
    pub fn lpite(&mut self) -> LPITE_W<20> {
        LPITE_W::new(self)
    }
    #[doc = "Bit 21 - LPITCSE"]
    #[inline(always)]
    pub fn lpitcse(&mut self) -> LPITCSE_W<21> {
        LPITCSE_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "LPI control status register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [maclcsr](index.html) module"]
pub struct MACLCSR_SPEC;
impl crate::RegisterSpec for MACLCSR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [maclcsr::R](R) reader structure"]
impl crate::Readable for MACLCSR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [maclcsr::W](W) writer structure"]
impl crate::Writable for MACLCSR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets MACLCSR to value 0"]
impl crate::Resettable for MACLCSR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}